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Abstract 
RlSC & DSP Microprocessor System Design (EE 595M) provides students with an 
overview of reduced instruction set (RISC) microprocessors and digital signal process- 
ing (DSP) microprocessors, with emphasis on incorporating these devices in general 
purpose and embedded system designs, respectively. The first half of the course 
emphasizes design considerations for RlSC microprocessor based computer systems; a 
half-semester design project focuses on design principles that could be utilized in a 
general-purpose computer system (e.g., an engineering workstation). The second half 
of the course emphasizes design considerations for DSP microprocessor based com- 
puter systems; a half-semester design project focuses on analog I10 interfacing tech- 
niques and use of these devices for embedded applications (e.g., spectrum analyzer, 
digital equalizer). 
The primary objective of the course is to introduce students to the design of com- 
puter systems using advanced architecture microprocessors along with their related 
support chips as building blocks. Other objectives include providing students with 
experience developing complex PLD-based state machine design, performing detailed 
analysis of bus signal timing, performing analysis of gate electrical characteristics, and 
using modern programmable logic devices (e.g., EPLDs) to implement interfacelglue 
logic. Design experience is gained through a two comprehensive half-semester pro- 
jects. Technical communication skills are honed through a videotaped project summary 
presentation. 
During the Fall 1991 semester, 11 project teams completed two designs each 
based on a variety of RlSC and DSP advanced architecture microprocessors, including: 
lntel i860XR and i860XP RlSC machines, Motorola 88000 RlSC machines, Cypress 
SPARC RlSC machines, Motorola 56001 DSP machines, Analog Devices ADSP-21020 
DSP machines, and Texas lnstruments 320625 and 320630 DSP machines. Con- 
tained in this Technical Report are four sample design projects, based on the following 
processors: (1) a RlSC design based on the lntel i860XP, (2) a RlSC design based on 
the Motorola 88000, (3) a DSP design based on the Motorola 56001, and (4) a DSP 
design based on the Texas lnstruments 320C30. Also included are specifications for 
the RlSC and DSP design projects. 
Purpose: To provide the opportunity for students to develop advanced microprocessor 
hardware system design skills as well as to develop technical presentation skills. 
Description: The basic requirement is to design the CPUIFPUICACH EIRAMIROM 
core for a general purpose computing platform based on an advanced architecture RlSC 
microprocessor (any RlSC microprocessor may be used, regardless of whether or not it 
is specifically discussed in class). Your design should include the following: a minimum 
of 4M bytes dynamic RAM, a minimum of 256K bytes bootstrap EPROM, a minimum of 
32K bytes of cache memory, and floating point support (may be integrated with CPU). 
Fast programmable logic devices (PALS or EPLDs) should be used for address decod- 
ing, wait state generation, interrupt control, etc. Projects are to be done in teams of two 
students. 
Project Report: The typewritten project writeup should be clear, concise, and well- 
organized. In addition, the report submitted should be spiral bound. Included in this 
report should be the overall design rationale, a narrative describing system operation 
along with a system block diagram, and detailed design documentation. The design 
documentation, worth halfthe project grade, should include the following: 
a a complete address map of memory devices. 
a a complete set of timing diagrams for all memory devices (not copied from data 
books, but actual ones that you derive based on the propagation delays of the particu- 
lar devices used in your design) - note that the burden of proof that your design is 
,free of timing problems and race conditions should be evident in your documentation 
(rather than buried somewhere in it). 
a a complete parts list, including all ICs, decoupling capacitors, pullup resistors, etc. 
a a series of deta.iled logical (not "chip pin") wiring diagrams, drawn with a CAD tool or, 
if done by hand, drawn with pencil on light-gridded paper. 
a an estimate of "worst case" current consumption. 
a an estimate of board real estate consumption. 
a data sheets for a.ll components (including the CPU) you have selected. 
Organization: Listed below is a suggested breakdownlorganization of the project 
report. Use tabs or colored sheets to divide the report into sections. Note that the page 
lengths suggested are not "absolute." 
Secn 1.0 
Introduction, design features, and design overview (including a block diagram). This 
section should be the equivalent of about 2-3 (double-spaced) typewritten pages. 
Secn 2.0 
Design rationale - why a given design philosophy was chosen over other possibili- 
ties, why you chose to implement your design with a particular set of parts over other 
possibilities (in particular, why you chose a given CPU), tradeoffs which motivated 
these choices. This section should be the equivalent of 3-4 (double-space) typewrit- 
ten pages. 
Secn 3.0 
Design narrative - a reasonably detailed description of how your circuit works. The 
functionality of each PLD should also be described. This section should be the 
equivalent of 6-8 (double-space) typewritten pages. 
Secn 4.0 
Summary - what you learned from your design (a worthwhile experience or not?), 
things you would do differently if you had time for a "second iteration," 
suggestions/motivation for future work. This section should be the equivalent of 1-2 
(double-space) typewritten pages. 
Secn 5.0 
Design documentation (contents described previously); N pages, where N is large. 
Grading Criteria: The grade you receive on your design project will be based on the 
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Design rationale (choice of components) 





Current consumption estimate 
Board real estate estimate 
Signal glossary 
Complete parts list 
Neatness, clarity, organization 
Efficiencylelegance of design 
Degree of difficulty 
SCORE 
0  1 2  3  4  5  6  7  8  9  10 
0 1 2 3 4 5 6 7 8 9 1 0  
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0 1 2 3 4 5 6 7 8 9 1 0  
OVERVIEW OF DESIGN PROJECT II 
Purpose: To provide the opportunity for students to develop DSP microprocessor 
hardware system design skills as well as to develop technical presentation skills. 
Descrlptlon: The basic requirement is to design the hardware core for an application. 
specific computing platform based on a 24- or 32-bit DSP microprocessor (fixed- or 
floating-point) with sufficient bandwidth to process two 20 KHz channels of digital audio 
(e.g., a graphic equalizer application). Your design should include the following: a 
minimum of 8K bytes zero-wait-state static RAM, a minimum of 64K bytes zero-wait- 
state EPROM, two 16-bit AID converters with anti-aliasing (low-pass) filters, and two 
16-bit DIA converters with anti-image (low-pass) filters. Fast programmable logic dev- 
ices (PALS or EPLDs) should be used for address decoding and I/O device control. Pro- 
jects are to be done in teams of two students. 
Project Report: The typewritten project writeup should be clear, concise, and well- 
organized. In addition, the report submitted should be spiral bound. Included in this 
report should be the overall design rationale, a narrative describing system operation 
along with a system block diagram, and detailed design documentation. The design 
documentation, worth halfthe project grade, should include the following: 
a complete address map of memory devices. 
a complete set of timing diagrams for all memory devices (not copied from data 
books, but actual ones that you derive based on the propagation delays of the particu- 
lar devices used in your design) - note that the burden of proof that your design is 
free of timing problems and race conditions should be evident in your documentation 
(rather than buried somewhere in it). 
a complete parts list, including all ICs, decoupling capacitors, pullup resistors, etc. 
a series of detailed logical (not "chip pin") wiring diagrams, drawn with a CAD tool or, 
if done by hand, drawn with pencil on light-gridded paper. 
an estimate of "worst case" current consumption. 
an estimate of board real estate consumption. 
data sheets for any "non-standard" components you have selected. 
Organlzatlon: Listed below is a suggested breakdown/organization of the project 
report. Use tabs or colored sheets to divide the report into sections. Note that the page 
lengths suggested are not "absolute." 
Secn 1.0 
Introduction, design features, and design overview (including a block diagram). This 
section should be the equivalent of about 2-3 (double-spaced) typewritten pages. 
Secn 2.0 
Design rationale - why a given design philosophy was chosen over other possibili- 
ties, why you chose to implement your design with a particular set of parts over other 
possibilities (in particular, why you chose a given DSP microprocessor), tradeoffs 
which motivated these choices. This section should be the equivalent of 3-4 (double- 
space) typewritten pages. 
Secn 3.0 
Design narrative - a reasonably detailed description of how your circuit works. The 
functionality of each PLD should also be described. This section should be the 
equivalent of 6-8 (double-space) typewritten pages. 
Secn 4.0 
Summary - what you learned from your design (a worthwhile experience or not?), 
things you would do differently if you had time for a "second iteration," 
suggestionslmotivation for future work. This section should be the equivalent of 1-2 
(double-space) typewritten pages. 
Secn 5.0 
Design documentation (contents described previously); N pages, where N is large. 
Grading Criterla: The grade you receive on your design project will be based on the 
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The ProRISC I is an i860XP-based workstation core designed for top performance 
in the highly competitive engineering graphics workstation marketplace. The de- 
signers of the ProRISC I faced many important design decisions throughout the 
course of the design cycle, all of which were decided in favor of speed and memory 
bus bandwidth at the expense of power consumption and costly board space. The 
designers decided that top performance in this tough market and producing a quality 
design for the customer were well worth the extra accessories antl complexities re- 
quired by the design. 
13  Design features 
The ProRISC I makes use of customized hardware and a quality graphics CPU to 
obtain high performance. It features the i860XP CPU which is largely respected to 
be the best graphics processing RISC CPU in today's marketplace. The i860XP also 
includes a fast and flexible IEEE standard floating point unit on the chip, giving our 
system the high floating point performance required for modern engineering work- 
stations. In support of the CPU is a 256K Zway set associative unified no wait state 
cache to provide data to feed the fast pipelines of the i860XP. 
The supporting memory bus system is also optimized for top speed. The design 
sports 64 Mbytes of main memory to allow fast program execution without the need 
for costly swapping out even with very large engineering applications. It has a 256K 
bootstrap EPROM for system initialization, support for eight prioritized interrupt 
lines, and dedicated non-cacheable 110 address space. All of these items make the 
ProRISC I a viable core for state of the art engineering workstati.ons. 
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1.3 Design overview 
The layout of the main blocks of the ProRISC I is shown in Figure 1 on page 10. 
The design has a basic two bus set-up. The CPU and cache exchange data over the 
CPUIcache bus completely transparent to the main memory bus for cache hits. The 
cache and memory bus controllers serve to link this bus to the main memory bus. 
The memory bus is used to access the main memory, the EPROM, and any VO de- 
vices in the system. A special DRAM control block is included to aid the memory 
bus controller in DRAM interleaving due to the complex control required by the dy- 
namic RAM. 
The CPU will generally run out of the cache over the CPUIcache bus (for cache hits) 
by signalling the cache controller. For reads, the data is then fetched from the cache 
and returned to the CPU in zero wait states. For writes, the data is written into the 
cache using a copy back protocol to reduce write time. When a cache miss occurs, 
the cache controller signals the memory bus controller which then makes the appro- 
priate access over the main bus and writes or reads the data back to the cache based 
on the transaction. For reads, the cache controller then caches the data if it is cache- 
able and forwards the data to the CPU to complete the transaction. The goal of the 
design was to make these latter two transfers as fast as possible so as to reduce CPU 
idle time. 
lock Diagram b 
Cache 






The ProRISC I is aimed at high end users whose need for speed outweighs many 
other concerns. This led us to choose the i860, a complex 64-bit CPU that has po- 
tential for higher performance in numerically intensive and graphics-oriented appli- 
cations. The i860's powerful floating point unit and high clock speed made it 
attractive; another selling point was its support of graphics applications. Graphics 
are playing a larger part in more engineering projects as software becomes graphical 
to support designer's needs. The i860 supports the graphics by performing in single 
steps in a very routine fashion many 3-D graphical operations that another CPU 
would spend much time computing. Such operations include hidclen surface remov- 
al and multiple pixel operations at a single time using the i860's 64-bit data paths. 
All of these features led us to select the i860 over other mainstream RISC proces- 
sors such as the SPARC or the Motorola 88000 chip set. The designers of the Pro- 
RISC I then faced the decision of whether to use the new i860XP or the original i860 
processor. The decision to implement a second level cache made this decision for 
us as we needed the extra "hooks" that the i860XP provides to support this cache. 
Therefore the i860XP was chosen to serve as the heart of the ProRISC I core. 
2 3  Cache design 
Due to the large number of instructions for RISCs in general and the ability of the 
i860 to process data very quickly, it was deemed necessary to include in the system 
a cache that would help keep the i860 from time costly accesses to the main mem- 
ory. The i860 comes with a 4K instruction cache and a 8K data cache on chip, but 
the small size of these caches and the unavoidable latency penalty to pay for the 
i860 bus interface to the main memory made a second level cache almost a neces- 
sity. Having a large two-way set associative second level cache also prevents cache 
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thrashing worries which allows our system to cache large floating point data struc- 
tures unlike the i860 running without this cache. 
The drawbacks to a second level cache are the added complexity that appears in all 
bus transactions and the added design time to complete the cache controller for the 
system. Due to the non-standard bus control of the i860XP and the 64 bit data paths, 
it appeared at first that our only option would be to find some fast cache memory 
chips and design the controller ourselves. We found, however, that Intel makes a set 
of cache chips (82490XP) and an associated cache controller (82495XP) specifical- 
ly for the i860XP CPU that are tightly bound to the i860XP CPU and require little 
cachdCPU interface design. In our configuration, the set provides a 256K cache 
that is transparent to the software and provides zero wait state data back to the CPU 
without use of the external memory bus. The size may seem to be on the large size 
as it has been shown that the marginal return on increasing the cache size above 
128K is questionable. We feel that as programs continue to grow in size, their cache 
footprints will also grow and the 256K size cache will be able to accommodate this 
as well as providing the ability to keep context switched processes in the cache. The 
cache also supports various modes of snooping for cache consistency, but these fea- 
tures were not exercised in our single processor system. 
The only drawbacks that appeared initially in the 82490XP/82495XP set were a bit 
of added complexity in the memory bus interface beyond the already complex 
i860XP bus interface and the length that read cycles required for full completion. 
With the decision for an external cache already made, the choice became clear, how- 
ever, that it would be a better design to use the provided cache system and invest our 
time in the memory interface system. It was hoped at this point that the increased 
CPU rate attainable by the having the external cache would make up for the added 
complexity of the bus interface. We also hoped that the latency of the cachdmemory 
bus interface could be overcome with an interleaved or pipelined main memory. 
2.3 Main memory 
Overview 
The designers of the ProRISC I felt that one of the keys to system speed in engineer- 
ing applications such as simulation or graphics is the need for a large main memory. 
Substantial differences can be obtained by running with a main memory of 32 
Mbytes over a memory of 4 Mbytes despite the fact that the two systems could be 
running the same processor at the same clock speed. This is caused by the inability 
of small main memories to hold the entire program being executed at one time and 
the fact that swapping out to 110 for data is costly. This led the ProRISC I team to 
choose a main memory of 64 Mbytes to fully support their commitment to provid- 
ing the top performance possible for engineering workstation applications. 
The choice to use dynamic RAM (DRAM) for the main memory was made very 
early on in the design cycle. Static RAM memories such as the Cypress CY7C199- 
25 (32Kx8 25ns SRAM chips) were investigated and, despite incredibly fast access 
Main memory 
times and tempting simplicity, were not used due to the incredible hoard space and 
power consumption required to implement 64 Megabytes of memory. 
233 Organization 
By using traditional DRAM, we were introducing the complexity of having to con- 
trol both the row and column address strobes but figured the added complexity 
would be worth it. Our first idea was a long and ill-fated attempt to perform a par- 
allel interleave of two banks of DRAM (four SIMM modules for each bank for a 
total of 64M of memory) that would allow two cache addresses to be processed at 
once by the separate banks. The added complexity of the memory bus controller due 
to this type of interleaving made us abandon this idea. Our final design uses four 
banks of DRAM with interleaved addresses that perform simultaneous fetches and 
writes for cache line fills. We also found we were able to pipeline the accesses to 
hide some of the latency induced by the row and address column restrictions of the 
DRAM and by the necessity for the memory bus controller to feed back ready sig- 
nals to the CPU. We found that we could overlap the ready signals; of one access 
with the fetch of the next access to reduce memory access interval. This design gives 
us 64M of main memory that can run on the average for cache line fills at the rate 
of 64 bits every 62.5 ns. 
The main emphasis of the design work done was put into the main bus controller 
and the DRAM controller. We felt the need to maximize the memory bandwidth for 
both cache fills and writes to DRAM was very important in distinguishing our de- 
sign. Although there are many DRAM controllers on the market (such as the Na- 
tional DP8422A) we found that they were too slow and did not interface well with 
the i860XP and the pipelined-interleaved memory hierarchy. Using an original de- 
sign allowed us to customize our system to the i860XP and enabled us to get the 
best performance out of our memory system. If we would have used other off-the- 
shelf parts we would not have been able to support all of the bus transaction modes 
and our memory configuration in a way that would make the extra memory hard- 
ware pay off. 
23.4 Components 
DRAM brought out other complications that we sought to overcolne with a quality 
selection of DRAM components. One option was the use of very fast BiCMOS 
DRAM (such as the Hitachi HM574400 series) with its 35 ns access time and sim- 
ple interface. Unfortunately, the widest memories available of this type were 4 bits 
which would require 64 chips in our system due to our four-way :interleave and 
would require four times the power that is required by CMOS DRAM. After ruling 
out the BiCMOS family and moving to the CMOS SIMM packages for large den- 
sities, we chose the Hitachi HB56D232BS for its fast access time (60 ns) and its 
ability to be run in fast page mode (40 ns), allowing us to run very quickly if the 
memory access is on the same row as the last one. Other DRAM SIMM modules 
and chips were considered, such as the Motorola MCM91001570 and the Intel 
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21014, but these were not dense enough to make our 64M of main memory realiz- 
able with the ease of the Hitachi chips. 
2.4 Bootstrap EPROM 
Since the bootstrap EPROM will be accessed infrequently, only on start-up, we opt- 
ed for the most compact device that met the 256K requirement with a reasonable 
access time. We also sought an 8 bit width as this is the width of the reads performed 
by the i860XP at start-up time. We found a single chip, the 256Kx8 qm27C020, that 
suited our needs. The size of the EPROM is large enough to contain the important 
configuration information for the system while not wasting valuable real estate. 
2.5 Memory map 
Our memory map was determined by two factors. The first was that upon start up 
the i860XP jumps to memory location 0 ~ ~ 0 0 .  This specifies that the 
EPROM must reside in this area. The second consideration is the need to place 64 
Mbytes of RAM in an address space that can be decoded quickly, which led us to 
use the low 64 M addresses. This left the rest of the address space for I/O devices. 
Due to physical constraints of the hardware, we decided to only decode the top 10 
address lines. This gave us enough locations for memory mapped I/O (930 posi- 
tions) and allowed us the fastest possible DRAM address decode time. 
2.6 Bus arbitration and error detection 
Since the system uses the CPU as the bus master, bus arbitration was included to 
accommodate other devices that may need direct access to main memory. Ideally 
the CPU and external cache should behave as one unit thereby leaving the main 
memory bus free while the CPU works out of the external cache. Unfortunately, the 
cache controller chosen does not include this feature and the bus arbitration signals 
are generated directly by the CPU. The bus arbitration scheme allows unspecified 
I/O devices to be controlled directly by the CPU and it provides for their indepen- 
dent control of the bus. 
There are two possible bus errors detected, the first a write to ROM and the second 
a bus cycle time-out. The bus timing can be used for all forms of communication 
with the CPU including DRAM and I/O. The small amount of extra circuitry elim- 
inates the need to perform a software count to ensure a proper I/O interface and it 
also ensures the system does not hang if an unassigned address is placed on the bus. 
2.7 Interrupt control 
The interrupt control was included as a general requirement for a microprocessor 
system although the part of the system designed did not generate any interrupts due 
Wait-state generation 
to a lack of I/O devices. Because of this undefined use of the interrupts, a fixed pri- 
ority intenupt scheme was used. As with the bus arbitration, the interrupt control- 
ler's complexity and robustness must improve as the total system becomes more 
defined. 
Wait-state generation 
The wait-state generation unit is responsible for part of the bus interface to the 
EPROM and I/0 devices. This unit simply supplies a ready signal to the bus con- 
troller to tell it, and the CPU, that data is ready or the device is ready for data.Due 
to the unknown nature of the I/0 devices, the EPROM ready generation is the only 
one supported in our system. A wait state generator will need to be added when VO 
devices are included in the system. The inclusion of a separate wait state generator 
that communicates with non-DRAM devices allows a simpler interface with the 
CPU as all of the interface complexity is hidden in the current bus controller. 
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Design Narrative 
3.1 CPU - Cache interface 
The interface between the i860XP and the 82495XP. 82490XP cache chip set was 
not negotiable as the timing and signal connections were explicitly stated. This in- 
terface is shown in Figure 14 on page 39. Although the interface w8s specified, the 
cache configuration needed to be chosen. The cache parameters chosen were based 
on industry accepted values. The cache is configured with a four word line size, 8K 
tag size and strong ordering. The size of the cache is 256 Kbytes. All of these pa- 
rameters will allow the system to exhibit good cache hit rates even between context 
switches thereby improving the overall performance as the system load increases. 
Address decode 
The address decode circuitry was designed to provide the quickest possible decode 
of the DRAM selection. Because of the 64 Mbyte memory size, we only need a six 
bit "OR" function to detennine a DRAM hit. Since the timing for the EPROM and 
I/0 devices is not as critical, the additional circuitry required for their address de- 
coding is of lesser importance. The primary function of the address decode is to for- 
ward the CADS# signal to the appropriate device while masking it from the others. 
Since the only memory type device that is cacheable is the DRAM, the cache enable 
(MKEN#) of the cache controller can be directly driven by the DRAM select 
(DRAMS#). 
CPU/Cache - DRAM interface 
e 2 Address Decode Logic 
Inputs: ADDR, CADS# 
Outputs: DRAMS#. MKENd, DADS#, YOSELd, RADSd, ROMW 
3 3  CPU/Cache - DRAM interface 
33.1 Overview 
One of the keys to a fast microprocessor system is the ability to feed the CPU data 
very quickly. Our 256 Kbyte cache performs this function well after the system has 
been up and running for a while, but the data must get into the cache at some time, 
and cache misses must be processed expediently to avoid slowing down execution 
too greatly. This means that our CPU/Cache to DRAM interface should be as fast 
as possible to support the cache and the CPU. We did it in that order. We sought first 
to optimize the cache line fills before worrying about individual CPU reads and 
writes. 
The desire to optimize the cache line fills led us to a basic problem. When the cache 
receives data back from the memory bus, it must be signalled by four ready signals 
to put the data into the cache and another four ready signals to put the data back to 
the CPU. This led to eight cycles of latency because of our desire to simplify the 
interleave by forcing the cache to start line fills at the beginning of the line using the 
MZBT# signal. We decided this was too much and disposed of the use of the 
MZBT# but were left with 5 cycles of latency. To help hide these cycles, we decided 
to support a single level of pipelining. While all of the ready signals are being sent 
back to the cache and CPU, the next address is obtained and the memory system 
starts processing it. We planned on going to another level of pipelining, but the 
cache controller only supports a single level, and the pain and suffering was deemed 
to be too much to go through for this second level. 
33.2 DRAM overview 
The desire to optimize cache line fills led us to divide the DRAM into four banks 
with interleaved addresses so that an entire cache line worth of data could be fetched 
or written simultaneously. Each of these banks contains two of the memory 2M by 
32 bit SIMM modules to provide the appropriate 64 bit width. 
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Special circuitry had to be added to the CAS line as it comes into the DRAM banks 
because a single state machine is used to control all of the DRAM banks. On a cache 
line fill, this works well as all four banks go active and fetch their data. The data is 
then read back sequentially by the main bus state machine. On a write, the opposite 
occurs. The data is put out sequentially by the main bus state machine and is written 
at once into main memory. The problems that require the special circuitry occur 
when the CPUICache wishes to read or write a single word or use the LEN signal 
to perform a 128 bit write. Then only a subset of the banks is active and the CAS's 
for the inactive banks must be inactive. Byte enables must be taken into account 
which further modifies the CAS's. Rather than further complicate our other state 
machines, we chose to put a conversion PAL on the front end of each bank to per- 
form this masking operation. To perform the masking of the CAS's, we chose a 
PLD, the Texas Instruments TIBPAL16L8-5C high performance IMPACT-X PAL. 
This PAL not only combines all of the functionality that we need on one chip but 
also is the fastest PLD around with a propagation delay for combinational logic of 
5 ns. This is necessary so that the CAS delay is a minimum to the DRAM modules. 
On the output side of the DRAM banks are transceivers that latch and drive data 
both ways to account for both reads and writes. These needed to be fast and flexible, 
allowing data to be latched in either direction, enabled in either direction, or allowed 
to flow through in either direction. The choice for these were the Signetics 74F646 
octal transceivers/registers. Although these were the best part we could find, we re- 
quired a large number of them (32) and found that they were far from perfect in 
meeting our original timing desires. These inadequacies will be discussed later in 
the following sections. 
3.3.3 DRAM controller 
As mentioned earlier, we used a single DRAM controller to control all four banks 
for simplicity's sake. Our DRAM controller has two main paths (see Figure 3 on 
page 20). These our the refresh path and the memory transaction path. 
The path that has priority in the DRAM controller is the refresh path. Whenever it 
senses that the refresh signal (RFA) has gone high, it will perform a five or six step 
cycle (depending on the state of origin of the cycle) to refresh a single line. The 
DRAM'S 1024 lines must be refreshed at least once every 16 milliseconds. We cut 
this very close and used a 8-bit counter off of DCLK which is half the frequency of 
our system clock (see Figure 4 on page 20). The reason that we did not have to wor- 
ry about locking our refresh controller out for long periods of time is that the great- 
est latency that can be involved is six cycles due to the priority of the refresh over 
other DRAM accesses. We use the common CAS before RAS method of refresh and 
let the DRAM chips use their internal counters to determine the line being re- 
freshed. Note that all of the chips within each of the SIMMs refreshes at the same 
time as each has an individual CAS and RAS. 
The major portion of our state machine is the data fetch portion. When the DRAM 
controller sees that it has a request waiting and the refresh is not active, the cycle 
begins. First the row is driven through to the DRAM banks and the RAS is dropped. 
CPU/Cache - DRAM inreface 
Note that the row address hold time is met by including a lOns delay on the ROW-- 
DRV line. If the system is asking for a read to be performed and the bus is not busy 
from a previous transaction or if the system is doing a write and data is available in 
the transceivers at the "back" of the DRAM, the CAS is dropped and the DREADY 
signal is flagged, indicating that the data is ready on a read or written on a write. The 
reason for the need to make sure the bus is not busy is that a previous cache line fill 
could still be active due to our pipelining of the cache line reads. 
After aniving in NC4, the current cycle is basically complete. If we see a refresh 
request, we service it. Otherwise, we attempt to take advantage of the fast column 
mode of the DRAM that we are using. If we can perform the next transaction right 
away, we zip to state NC6 and get the data back very quickly. If the access instead 
involves a change of row then we must move to NC5 to start the new transaction. 
Note that NC5 and NC8 appear to do very little, but are needed because the RAS 
must be inactive for 40ns before it can go active again. This is the latency penalty 
that we pay for trying to use the fast page mode. If the accesses always jump pages 
we pay a two cycle penalty for all memory bus accesses. We accept this penalty and 
feel the gain for accesses to the same row is well worth the two clock penalty when 
we "miss." As in many memory decisions, we are counting on the locality of refer- 
ence theory so that most accesses are to a nearby location in memory. 
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3 DRAM Controller for Banks 
The following logic is implemented with the error detection hardware and can be 
found in Section 5.6 on page 55. 






Inputs: DCLK, U R R F  
Outputs: RFA 
3.3.4 Memory bus controller - DRAM support 
R 
Our memory bus controller state machine shown in Figure 5 on page 22 and Figure 
6 on page 23 is truly the heart of the design. It handles not only the complex i860XP 
bus interface but also works with our DRAM controller to pipeline cache line fills 
and handles the control of the individual DRAM banks for the single DRAM con- 
S 
DCLK 
U R R F  
CLW2) 
CPU/Cache - DRAM interface 
troller. It basically has six paths related to the main memory, one each for cache line 
fillslwrites, 128-bit read/writes, and single read/writes. Each path is started when 
the state machine detects that an address is waiting and the cycle definition cycles 
match its specific path out of Staft. 
The path for the cache line fills quite simply feeds back signals to the cache to allow 
it to track the current cycle. The DRAM controller and read-back state machine are 
actually doing much of the work for the pipelining transparent to this state machine. 
The state machine moves to RC1 and waits for a previous transaction to free up the 
bus. Although it appears that not much is occurring in this state as far as pipelining 
goes, the read-back state machine is currently sending back the pieces of data from 
the last bus transaction and the DRAM controller is obtaining data for this cycle. 
After the previous cycle has been concluded and the DRAM controller signals that 
it has the new data available, the path proceeds to get the next address from the 
cache and end its cycle. The read-back state machine will complete the rest of the 
transaction itself. 
The path for single reads is actually a bit more complicated than that for cache line 
fills due to the DRAM bank setup. The path waits in the first state (RW1) until it 
sees that the previous cycle has finished and that its data is ready. It then goes to 
RW2 where the data is brought back onto the bus by EN1. This signal combines 
with the address bits 4 and 3 to determine which bank to read back from. RW3 then 
completes the cycle. 
The path for cache line writes basically works the same way as cache line fills but 
in reverse. The writes are not pipelined by the memory bus as their latency is not 
nearly as great as the reads. The path waits in state WC1 until it sees that the cache 
has data available and that a previous read transaction is finished with the memory 
bus podion of its burst. It then drives data sequentially to each of the four DRAM 
banks where the datais latched. After getting the data to the DRAM banks, it signals 
to the DRAM controller that the data is ready (GO), and then ends its cycle. 
The path for single writes involves a bit more complexity due to its ability to actu- 
ally finish before a previous read cycle. This make us check at each stage of the path 
that the resources needed have been released by the previous cycle. Just as in the 
case of cache line writes, it must first wait for the cache to signal that the data is 
available and the bus is no longer busy. It then writes data to all four of the DRAM 
banks and signals the DRAM controller to GO. The CAS-masking chips on the 
front of each of the DRAM banks will guarantee that only the appropriate bytes of 
the appropriate banks get written. If a burst is still active from a previous cycle, the 
path cannot finish yet and waits for the previous cycle to finish before ending its cy- 
cle. 
Another "feature" of the i860XP bus interface is the ability to perform 128-bit reads 
and writes through the use of the LEN signal. This causes comp1ic:ations similar to 
the single write for us. The path for 128-bit reads is identical to the path for cache 
line fills so will not be discussed in detail here. This is because the read-back state 
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machine takes care of bursting back data from the correct places transparent to this 
state machine. 
The 128-bit writes, however, require their own path to guarantee proper execution. 
As is usual with the writes, it first waits for the bus to be available and the cache to 
signal that data is ready. Then it latches the first data word out to banks A and C and 
the second data word out to banks B and D. The DRAM controller is then signalled 
to perform the write. The CAS-masking chips on the front of each of the DRAM 
banks guarantees that only the correct banks write the words into their memory. It 
then ends this bus transaction. 
e 5 Main Bus State Machine 
SWENDlY 
MDOE# 
MSEL# AVAI AW 
WW2 AVAILB# 
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-EN Branch State Machine 




The portion of the memory bus controller that supports the cache line fill and LEN 
pipelining is the read-back state machine shown in Figure 7 on page 24. It serves to 
read back data from the DRAM banks, provide ready signals to the cache and CPU, 
and end the read cycles. While it is doing this, the main bus state machine can con- 
tinue on the next transaction to attempt to hide some of the latency of providing all 
of these readys back to the cache and CPU. The state machine follows one of two 
paths when it sees that we are doing a read and that the data is ready. 
The path that will probably be used most often is the cache line fil.1 path that starts 
with RB2. The path simply bursts back the data to the cache every other cycle while 
signalling to the rest of the system that there is a burst in progress and that the bus 
is busy. This keeps the next bus cycle from crashing the data bus for this cycle. After 
a piece of data has been sent back to the cache, the state machine Ithen supplies a 
BRDY to the CPU if it is needed as indicated by the cycle RDYSRC signal from the 
cache. While providing the last readys to the CPU, the bus is now available for the 
next transaction but the burst active flag is kept high to guarantee that the main state 
machine will not ask for a third address, thereby overflowing the cache which only 
supports a single level of pipelining. 
The LEN path is used when the CPU wishes to perform a 128-bit read. As there are 
only two words to be read, the path is half as long but follows the same conventions 
as the cache line fill. Although two enables are launched by each of' two states, only 
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one actually gets to the bus transceivers as the other is masked by address bit num- 
ber 4 before it ever gets out of the state machine (see PAL equations for details). 
ad-Back State Machine 
3.3.6 Implementation of DRAM state machines 
After completion of the state machine design, we began the search for PLD's that 
could be used to implement the design. Because the state machines used in the de- 
sign are executed each clock period of 25 ns, it is necessary that the outputs of the 
state machines be valid as soon as possible. 
The designers had seen the frequent use of Altera EPLD's in other systems, so our 
search started there. We found that the fastest EPLD available was the Altera 
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EPM5016-1, which gave us a 9 ns output delay from the clock with a 6ns set-up 
time. The propagation delay through the whole chip, however, was 1511s which 
would not allow us to partition unused inputs and outputs to other combinational 
logic requirements. This left us with the feeling that we could get by with these if 
nothing else appeared, but we searched for a better solution. 
Next we looked at the TIBPLSSMC programmable sequence generators from Tex- 
as Instruments which were made for fast machines. We required the C array, how- 
ever, which made a lOns output time and 2511s set-up time which overran our bus 
cycle of 2 5 s .  
The CY7C344 was the fastest offering from Cypress. However, its 12ns delay from 
the clock and 12ns set-up time left little margin for our 2511s bus cycle, so the part 
was not chosen. 
We finally happened upon the TIBPAL16XX-5C family of logic that is able to give 
us valid outputs 4 ns from the clock edge if the inputs are valid at least 1 ns before 
the clock. This seemed to be the speed that we were looking for but the implemen- 
tation was a bit rough. We decided to use the registered types of this family to actu- 
ally implement our state machines, but this left no outputs for our variables. Our 
solution was to run Moore state machines in our first level of registered PAL's and 
derive our variables from the current state with a second set of non-registered PAL's. 
This would give us valid outputs at the second chip 9 ns after the clock edge which 
is fast enough for our design. 
The final design decision was to put the main state machine of the memory bus con- 
troller onto a TIBPAL16R6-5C. This gives us six state variables of which we only 
use five. It also gives us 16 inputs which is enough for this state machine. The other 
two state machines (the read-back and DRAM control) were put onto TIB- 
PAL1 6R8-5Cs. The DRAM controller was put on the same chip as the EPROM wait 
state generator. Five of the state variables are used by the DRAM controller and 
three by the wait state generator. The read-back controller was put on each of two 
PAL's, this allowed us to have eight outputs (four unused state variables from each 
PAL) that could be obtained in 4ns without going through the second stage of PAL's. 
These outputs were derived in a Mealy configuration so as to be ready when their 
states were instead of being decoded from the state. 
The thirteen state variables from the above PAL'S are then run to a group of TIB- 
PAL16L8-5C's which are just combinational logic PALS with eight outputs. Each 
set of eight outputs from the state machines will need a PAL - we found that this 
took 4 of the combinational PAL's to give us the outputs that we needed. 
A good case could be made in our design for a fast ASIC. This not only would pro- 
vide fast, specific circuitry but would also save us the board space associated with 
all of the PAL'S that are needed. In this regard, we realize that we are using quite a 
few PAL's in our design, but also realize that we could replace all of these with one 
ASIC as would probably be done in a major computer manufacturing corporation. 
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3.3.7 Bus cycle timing 
Our hope when we started the design was that we could get data back every cycle 
after the DRAMs were ready. This was in part why we went with the simultaneous 
fetching DRAMs in the first place. 
We quickly faced the realization that as soon as our signals were out of the state ma- 
chines that half of the cycle was already over. We also found a problem where we 
had not expected it - in the output enable times of the transceivers on our bus. It 
turned out that the output enables were fast enough, but the output disables were not 
fast enough to guarantee that the data from the previous cycle was off the bus before 
the new data was released. The most frustrating part of the attempt to solve this 
problem was that the variances in the times for the transceivers were so large that 
overlap could not be avoided in a single cycle. This led us to receive data back only 
every other cycle on the burst reads. In order to save a cycle in the read transaction, 
we also do not latch the data on the DRAM bank from which the first word is com- 
ing. This word is allowed to flow right to the data bus. The CAS is kept low one ex- 
tra cycle to verify the hold time of this word to the cache. 
For the write cycles, we desired to latch data into the DRAM banks every cycle. The 
problem with this, however, was that the cache could respond with data anywhere 
from 3 to 18ns after the rise of MCLK. If the data come out at 3ns, it will beat our 
state machine outputs (9ns) to the DRAM and cause the data to get latched into the 
wrong bank. To correct this, we provided an MOCLK 7ns after MCLK. The data 
uses this edge instead and a variance of 2 to 12ns which assures our state machine 
variables beat the data there. 
3.4 CPU/Cache - EPROM and V 0  
3.4.1 Memory bus controller - EPROM and V 0  support 
Although the majority of the memory bus controller is dedicated to the difficult 
DRAM interface, it also supports YO and EPROM bus transactions (see Figure 8 on 
page 27). Note that only single word reads and writes are supported as we indicate 
to the cache controller the non-cacheability of both the bootstrap EPROM and YO 
data. 
The non-DRAM read path in the main bus state machine is allowed to overlap a pre- 
vious read cycle as it is believed that YO devices will not return fast enough to in- 
terfere with the previous read cycle. The path basically sends the appropriate cycle 
progression signals back to the cache and then waits for the signal that the YO de- 
vice is ready with the data. The device will hold YORDY high for one cycle when 
its data is ready. It then reads the data into the cache and ends the cycle. 
The write is a little bit different in that the data must be placed on the bus at the be- 
ginning of the cycle. This makes the collision with a previous bus cycle a real pos- 
sibility so state NW1 waits for not only data available from the cache but also for 
the bus to be available. It then provides data to the peripheral and signals to the pe- 
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ripheral device to start its transaction. After receipt of the device ready signal 
(UORDY translated into RDY), the state machine ends the memory bus cycle. 




3.4.2 EPROM wait-state generator 
The following state machine, (see Figure 9 on page 27), is used to generate the RDY 
signal for the ROM. When UO devices are added to the system, the ready from them 
will need to be "ORed with the RDY signal of the EPROM wait state generator. 
--PROM Wait-state Generator State Machine 
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3.4.3 Design verification 
The state machines above are quit complex and verification of their function was an 
important issue. The total design has over 40 signals and 50 states so a demonstra- 
tion by hand would be prohibitive. Therefore a software simulation was written to 
ensure proper function of the state machines. Through the programming and debug- 
ging process, many errors were found in the original design and the throughput per- 
formance was improved. The program and simulation results can be found in 
Appendix A and the detailed timing of elementary transfers is shown in Section 
5.10 on page 59. 
3.5 Bus arbitration and error detection 
3.5.1 Bus arbitration 
3.5.1.1 Overview 
The bus arbiter is based on a CPU bus master where the other devices must ask the 
CPU if they can use the bus. The signals that perform these tasks on the i860XP are 
the HOLD, HLDA (hold acknowledge), BREQ (bus request), and BOW# (back- 
off). The current design is for a maximum of eight bus delay-request devices and 
one immediate request device. The delay-request devices allow the CPU to finish 
the outstanding memory references before relinquishing the bus, while the immedi- 
ate request stops all bus cycles and floats the buses on the next cycle. The devices 
requesting the bus are serviced in a priority encoded scheme depending on where 
the input devices are connected, and the device must hold HOLD high during the 
entire time the device is using the bus. The BREQ signal is forwarded to all devices 
to inform them that the CPU wants the bus again. The final issue of note is the mem- 
ory resets required when the immediate request device demands the bus. This signal 
is shown as MRESET throughout the design. 
3.5.1.2 Block and logic design 
The following logic for bus arbitration is only meant to serve the most basic require- 
ments of handshaking. As the design proceeds and a standard bus protocol for de- 
vices is decided upon, this circuitry will be replaced with more complex design. 
The following design does allow for multiple requests for the bus; however as the 
design currently stands, all requesting devices would be serviced before the CPU 
would regain control of the bus. Therefore the devices must be responsible for giv- 
ing up the bus after a certain amount of time. A more robust bus arbitration would 
be included in the next design iteration. Note also that the requesting device must 
keep HOLD asserted while using the bus. 
Bus arbitration and error detection 
10 Arbitration Logic 
Inputs: DBRQX. DBDEMANJM, HLDA, BREQ 
Outputs: DBGRX, BOFF#,MDOFi#, MAOEW. HOLD 
3.53 Bus error detection 
3.53.1 Overview 
The bus error unit detects writes to ROM and bus time-out. The bus time-out is mea- 
sured for any CPU initiated transfer, with DRAM, I/0 or ROM. ,A time of 50ms 
should be enough to allow most I/0 devices to give an initial response. The timer 
begins on the assertion of CADS# from the cache and is reset on the assertion of 
MBRDY#. 
The hardware for error detection is also basic and would be enhanced as the bus pro- 
tocol is determined. One major enhancement would be the addition of parity check- 
ing on bus data, these changes are discussed further in Section 4.2 on page 36. 
353.2 Block and logic design 
E m  detection 
The enor detection is based on a 50ms time-out; therefore any memory mapped I/0 
device that interacts directly with the CPU must exert MBRDY# before 50ms. 
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11 Bus Error Detection Logic 
CLK @ 
Inputs: CWM,  RADSW, CLK, CADS, INTCLR, CRDYW 
Outputs: DCLK, BERR 
DCM 
3.6 Interrupt controller 
The interrupt controller is 8-way with a fixed priority and is capable of handling 
multiple simultaneous interrupts. The interrupt signal must stay high until the inter- 
rupt is acknowledged, so SR flip-flops are used to hold the interrupts in case the in- 
terrupting devices do not meet this requirement.The interrupt acknowledge used is 
defined in the i860XP documentation and the CPU jumps to the virtual address 
O x ~ O O  when an interrupt is received. The remaining circuitry is used for the 
start-up sequence where the CPU INT signal is used to specify byte mode when 
reading out of the boot strap ROM. 
19-bit 
Counter 
S K  9 





FigureInterrupt Control Logic 
Inprts: D m ,  WW, MY. WIRIY, RESET-H, RESET 
Outplts: DINTAX. INTCLR, m 
3.7 Initialization circuitry 
The hardware for start-up initialization is a simple state machine with signals that 
initialize the CPU, cache and DRAM (see Figure 13 on page 34). The reset period 
is 10 cycles with the RESET signal exerted and with the appropriate initialization 
signals exerted during the last three clock cycles before RESET is deactivated. 
However, the cache needs it's signals the entire 10 cycles so the outputs are gener- 
ated for all 10 cycles. The following tables describe the signals activated while RE- 
SET is exerted. 
Table 1 CPU Initialization Signals 
Pi Name Value Pumose 
INT 1 When this signal is exerted the CPU enters 
CS8 (or byte mode), this enables the CPU to 
read from the 8 bit wide EPROM during boot 
up. Exiting this mode is performed in a soft- 
ware controlled status register. 
E W E #  1 When this signal is exerted the CPU enters 
strong ordering mode which requires all 
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cache write buffers to empty befom process- 
ing the next cache miss. 
FLINE# 1 This pin is set to one so the one cycle delayed 
back-off mode is not entemd. 
=Cache Initialization Signals 
Initiation Name Value Pin Name (Muxed with) 
CFGO 1 CNA# 
CFGl 
CFG2 0 KWENW 
FPFLDEN 1 FPFLD# 
MEMLDRV 0 SYNC# 
MSTBM# 1 MCLK 
FLUSH# (don't need in reset) 
SNPMD 0 SNPCLK 
MALE 
MBALE 1 HIGHZ# 
- -- 
MEMLDRV 1 MFRZ# 
Configuration values Emlanations 
CFG0,CFG 1 ,CFG2 1 ,O,O Sets up the cache subsystem to a CPUICache 
line ratio of 1 : 1 , l  line per sector, and 8K tags. 
Initialization circuitry 
FPFLDEN,NCPFLDN# 1.1 Sets up cache to treat floating point reads as 
any other. We are betting that there will be no 
cache thrashing with a 256 K cache. 
C49OLDRV 1 Only need to drive 8 82490XP's from the 
82495XP so low strength interface drivers are 
used. 
MEMLDRV 0 Have the cache controller use the higher of 
two drive strengths on the memory bus. 
MX4/MXW 0 Selects that 8 data pins go to the data bus from 
each cache (82490XP). 
MT4/MTW 1 Selects that 4 words make a cache line fill. 
MSTBM# 1 Indicates to the cache controller that we will 
be using a synchronous memory bus. 
SNPMD 0 As we do not support cache snooping, the se- 
lected mode is somewhat arbitrary. 
MALE 1 Enforces strong write ordering so that all 
writes are guaranteed to take place in the or- 
der that the CPU posts them. 
MBALE 1 No need to drive the pins to high impedance. 
The RESET-H and RESET-L# signals are used for those initialization values that 
share pins with used signals or with those pins whose normal mode values must dif- 
fer from the initialization values. Note that MBRESET is also generated by the bus 
arbitration circuitry. The implementation of the initialization state machine accom- 
modates this with the addition of states R12 and R13. 
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13 Initialization State Machine 
RESEr 
MBRESET 
3.8 Miscellaneous support circuitry 
RESEr 
MBRESET 
As with any design, there is always some left over circuitry that really has no firm 
place. To latch the data for our DRAM address banks, we simply provided 74F573 
D flip-flops with output enables. In order to latch the CPU signals LEN and BEX# 
and the cache signal RDYSRC, we used 74ACT377 octal D flip-flops with clock en- 
ables. Clock generation is done with a Vectron 80 MHz clock and a pair of D flip- 
flops on a 74F74 chip. A 7ns delay line off of MCLK gives us the MOCLK we de- 
sire. 
3.9 Hardware implementation 
The hardware implementation of most of the circuitry was done with a small num- 
ber of parts. Most of the complex logic and state machines followed the lead of the 
memory bus state machines and used Texas Instrument high performance IMPACT- 
X 5 ns PAL'S. Latches and other simple components were implemented using Texas 
Instruments "F' series parts. Lastly, to implement the counters for refresh and bus 
error detection, the TIBPLS506C sequence generators, rejected earlier for state ma- 




The design of the ProRISC I proved to be a learning experience for the designers of 
the system. The first, and probably most important lesson, was that the design of a 
high speed digital system will work out to be much more complicated than it at first 
appears. We set out to attempt the design a system of medium complexity and soon 
learned that our judgements had been a little on the optimistic side. 
We also learned that it is very important to nail down bus timing nearer to the be- 
ginning of the design cycle. We designed much of our logic early on, but waited un- 
til near the end before performing timing down to the nanosecond level and found 
that the bus transceivers which we had glanced at and had assumed were going to 
be fast enough were going to be a real problem. 
Another lesson learned was that speed is not the only factor involved, but such 
things as minimums and maximums that have a wide variance can cause the possi- 
bility of bus collisions if not carefully avoided. This caused us to use parts in the 
case of the transceivers that were a little bit slower than those available from other 
vendors (such as Texas Instruments) because the minimums were higher and re- 
duced the variance. This allowed us to guarantee that data from this transaction will 
not run over data from a previous transaction by coming out at a low minimum time. 
We could have taken a chance and used typical delays but to guarantee a solid sys- 
tem we needed to take into account the maximum of the last cycle versus the mini- 
mum of the current cycle. 
Finally, the designers of the ProRISC I learned quite a bit about design of major sys- 
tems in general. Although the task seemed very open-ended and we had little appro- 
priate design experience, we found that by doing a bit of reading and setting forth 
specific goals for the system that it eventually took shape and worked down to spe- 
cific design trade-offs. 
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4.2 Future design considerations 
After completion of the design of the ProRISC I, there were a few things which the 
designers would have added had they had the extra time to perform another iteration 
on the design. First of all, it would be nice to define UO ports and a protocol for the 
system so that more of the interface would be designed such as a wait state genera- 
tor. 
Other things we would like to do include interfacing a DMA controller to our sys- 
tem that would allow the CPU to run out of the cache while the DMA is using the 
main memory bus. This would require logical work near the cache as currently the 
CPU stops transactions as soon as the bus is granted to another master. We would 
like to move this out to the secondary cache level, thereby allowing the CPU to run 
out of the cache as long as possible while another master has the main memory bus. 
One of the main complications that the second master would bring would be the 
need to snoop the external and on board cache to determine where the most recent 
copy of the data requested is located. This would add a lot of complexity to the 
memory bus controller to control this operation. 
A complex but very necessary addition to our system to get it from the paper phase 
to the implementation phase would be the use of testing in the components of the 
system. This would involve running self-tests on the CPU and cache controller but 
perhaps more important would be the addition of error checking to our busses. Our 
large high-density 64 Mbyte memory introduces the possibility of memory faults in 
the system and detection of these would be a great addition to the memory sub- 
system. It would require the addition of a ninth cache chip and using 36-bit wide 
SIMMs instead of the current 32-bit wide SIMMs to make this a reality. It would 
also require some extra logic to perform the actual checking that would probably be 
included in the memory bus controller portion of the design. 
Another idea that we would like to implement on the second go around would be an 
external fast TLB for page lookups to our huge memory. It seems that we have ba- 
sically inflated the size of the memory system in our design over "normal" designs 
and support for an external TLB should be included along with it. 
Although this seems contrary to many of our design decisions and the goals listed 
above, another objective would be to cut down on the current consumption and the 
board real estate that our design involves. This could be aided greatly by a decent 
ASIC chip to hold all of our logic. It would also be aided by researching more "sim- 
ple" logic parts instead of automatically looking to the "F' series for solutions. 
The final improvement to this project would be to include detailed pin assignments 
with an accurate design of pull-up resistors and decoupling capacitors. Along with 
this information, a realistic board layout would be the icing on the cake. 
Resource wish list 
4 3  Resource wish list 
As the designers of the ProRISC I were in the process of the design of the system, 
it became apparent that it would be nice to have a few more components to choose 
from to really optimize the design. The first would be the availability of ASIC tech- 
nology to cut our board space and logic complexity among chips down consider- 
ably. The second are some transceivers that are not necessarily fast but are 
consistent in their timings to allow us to read back data from mernory on every cy- 
cle. It would also be nice to transceivers that are wider than 8 bits so that it would 
3 
not take 32 transceiver chips to handle our four-way interleaved memory. 
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Design Documentation 
5.1 Overview 
This section details the final design of the ProRISC I. The intent of this section is 
not to explain how or why the things were designed the way they were but to present 
the parts, PLD equations, and schematics in their final form. Support material such 
as timing diagrams, power consumption estimates, and real estate estimates are also 
included. It is the intent of the designers that this section could be stand alone and 
would be sufficient in itself to document the design of the ProRISC I. 
Due to the immensity of the design, the schematics are included in sections that al- 
low the builder to see one section of the system at a time. Supporting material for 
the design follows the schematics. 
5.2.1 Final design 
The CPU to cache "fixed" connections are shown in Figure 14 on page 39. The other 
signals that are generated by the CPU and cache are also shown. 
e 14 CPU-Cache Connections 





CFAQCb = CA5 ClYP CA3 1 CAM CA29 CA4 CA3 
TAG<ll:lb = CAQB:lh 
SET<I(Mb - CA<16* 
Wu@: BERR, CLK, RESm, BRDYt, BREQ, CRDY#, MBRDY#, MEW#, MCLK, MWE#, MOCLK, MSEL#, DATA, CNA#, 
m y # ,  KWENWI, MACE#, MKEN#. SWENW. INT 
Outplls: CAX, BEX#. DE#, HLDA, LEN, IWlOll, WIRI, B B .  DATA, CADS#, CDTS#, CW/R#, MCACHE#, RDYSRC, 
ADDR 
5.2.2 Unused i860XP-82495XP pins 
There are three main reasons why the pins listed in Table 3 and Table 4 are noi used. 
The first is that the system being designed is a single processor system so none of 
the multi-processor signals such as snoopy cache and address locks are needed. The 
second reason is the lack of external hardware to support page table look-ups and 
the variation in cache policies for different pages. The final reason is the lack of ex- 
ternal hardware to support testability. 
Table 3 CPU Unused and Static Pins 
PIN YO REASON 
BREQ Output BUS REQUEST: This is used when the CPU 
is not the bus master. CPU is the bus master. 
BYPASS# Input-high This pin is reserved by Intel and should be 
tied high. 
FLINE# Input-high FLUSH LINE: This is used with snoopy 
caches. No snoopy cache present. 
HIT# Output CACHE INQUIRY HIT: Used with snoopy 
caches. No snoopy cache present. 
KBO, KB1 Output CACHE BLOCK: Used to observe changes to 
cache blocks. No need to observe changes. 
TCK, TDI Input-high These signals are used for testing purposes 
and this design does not include support for 
this. 
TDO, TMS Output These signals are used for testing purposes 
and this design does not include support for 
this. 
WBWT# Input-high WRITE-BACWWRITE-THROUGH: This 
input signal defines cache policy for the line 
being access in the current bus cycle. This de- 
sign does not support variability in the cache 
scheme. 
=Cache Controller Unused and Static Pins 
PIN YO REASON 
CAHOLD Output This pin serves the same purpose as AHOLD 
except during self-testing. AHOLD is used in 
lieu of CAHOLD. 
FSIOUT Output There is no need to track synchronization, 
flush, or initialization so this pin is left uncon- 
nected. 
MWBWT# Input - high In this uniprocessor system, the write back 
feature is exercised so this pin is tied high. 
PWT Output This provides support for page level cache 











Output In a uniprocessor system, there is 
Output no need to support snooping caches so 
Output these pins are either not connected 
Input - low or are tied so that they do not affect 
Input - low memory operation. 
Input - low 
Input - high 
Output 
Output 
CDC# Output This pin distinguishes to the memory system 
whether the transaction involves data or code. 
Since this does not matter to the design's 
memory devices, this pin is left unconnected. 
FLUSH# Input - high A uniprocessor system leaves us with little 
reason to flush the cache so this pin is tied 
high (inactive). 
KLOCK# Output Since there is no use of shared memory, there 
is no need to support the i860XP LOCK in- 
struction. 
MRO# Input - high This pin is not needed as all memory that is 
cacheable in the system is also writable. 
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CM/IO# Output This pin is not observed as the address decode 
performs this operation in the system. 
CWAY Output This pin is not used by the memory sysie~n as
the transaction types for the system are al- 
ready defined by other pins. 
DRCTM# Input - high Since there is no cache coherency issue in the 
system, this pin that causes data to be read to 
a different cache coherency state is ur. ; red .  
FPFLD# Output This pin is used in conjunction with the pipe- 
lined floating point load external FIFO mode 
which is not used in the system. 
MALE Input - high The memory subsystem takes care of latching 
the address so the address of the cache is al- 
lowed to flow through. 
MBALE Input - high (see MALE) 
SMLN# Output This indicates to the memory subsystem that 
this memory access is the same line as the last 
cache line access. This is not useful in our 
uniprocessor system. 
TCLK Input - low The system does not currently support 
TMS INPUT - low test modes for the cache components, so 
TDI INPUT - low these pins are unused. 
TDO INPLIT - low 
SYNC# Input-high This pin is tied inactive as the uniprocessor 
system at this time has not reason to synchro- 
nize with main memory. 
ACTUAL CACHE PINS NOT USED OR TIED HIGH 
MZBT# Input -high This pin is tied low so that the addresses for a 
cache line write our expected in sequential or- 
der starting with the low order word in a cache 




MFRZ# Input - high The memory subsystem does not support al- 
location around a write so this pin is not used. 
MOCLK Output This quadrature clock is currently not used by 
the memory system. 
PAR# Input - high The system does not support parity checking 
of the data so all caches are data caches. 
5 3  Memorymap 
The following is the memory space allocated to DRAM, VO and the bootstrap 
ROM. 
TableLMemory Map 
0 - Ox03FFFFFF DRAM address space 
O X F F F C O ~  - OxFFFFFFFF ROM address space 
0x04000000 - O~FFBFFFFF VO address space 
5.4 DRAM support hardware 
5.4.1 Address decode 
The following equations and diagram implement the circuit shown. in Figure 2 on 
page 17. 
PAL equations 
The following equations are implemented in PAL AD: 
DRAMS# = ADDR31+ADDR3O+ADDR29+ADDR28+ADDR27+ADDR26 
ROMS# = A D D R ~ ~ * A D D R ~ O = A D D R ~ ~ * A D D R ~ ~ * A D D R ~ ~ * A D D R ~ ~ * A D D R ~ ~ *  
ADDR24*ADDR23*ADDR22 
I/OSEL# = DRAMS#*ROMS# 
DADS# = (ADDR31+ADDR3O+ADDR29+ADDR28+ADDR27+ADDR26)+CADS# 
DADS = ( A D D R ~ ~ + A D D R ~ O + A D D R ~ ~ + A D D R ~ ~ + A D D R ~ ~ + A D D R ~ ~ ) + C A D S #  
RADS# = A D D R ~ ~ * A D D R ~ O * A D D R ~ ~ * A D D R ~ ~ * A D D R ~ ~ * A D D R ~ ~ = A D D R ~ ~ *  
ADDR240ADDR230ADDR22 + CADS# 
I/OADS#= I/OSEL# + CADS# 
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Inputs: ADDR. CADS, CNA# 
Outplls: DRAMS#, ROMS, DADS#, RADS#, YOSEL.#. UOADSW, 
DADS, ADWAITING 
5.4.2 DRAM address latches 
These latches are used by the DRAM controller to latch and drive the appropriate 
addresses to the DRAM banks and to hold the lower three address bits for later log- 
ical use. 
ddress Latch Connection 
M 8ar OUT 
ROWPRVr D l - D  QI 
Inputs: ROW-DRVW. ADDR. COL-DRVW, DADS 
Outpuls: ADDRAM.AX 
5.4.3 System signal Latches 
These latches are used to latch signals from the CPU and cache that are either pulsed 
or go away before they are needed. The top three flip-flops are just logical descrip- 
tions of the equations that will be implemented in the stated PAL. The top two sig- 
DRAM support hardware 
nals are generated with PAL G as shown in Figure 22 on page 54. The last signal is 
generated with PAL AD as shown in Figure 15 on page 44. 
17 Latched Memory Bus Signals 
Imp1- on PAL G 
" T +  wm Imple&onPALG 
DADS 
- 
C N M  
Inplte: CNA#, CDTS,  DADS. RDYSRC. MCLK 
Outputs: CDTS#J. WAlTlNCi#, ADWAITING 
The cache controller uses BLE# to latch the CPU signals shown below. This is need- 
ed to ensure proper values while pipelining. This part and these connections are ex- 
plicitly stated in the cache data book. 
18 Latched CPU Signals 
Inplte: BEX#. LEN. CLK, BLE# 
Outputs: BEX#J, LENJ 
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5.5 Memory bus interface 
5.5.1 Main bus state machine PAL equations 
The following equations are to be interpreted as follows. All state variables on the 
right side of the equation are the current values while those on the left side are the 
new values to be output on the next leading clock edge (MCLK). The state variables 
are listed separately but they will be encoded into the minimum number of bits to 
reduce the number of output pins required, available software is able to perform this 
encoding. 
State PAL equations for the memory bus controller 
The following outputs are generated on a TIBPAL20R8-5C (PAL A) and are as- 
signed pin numbers as shown in Figure 22 on page 54. Note that the following states 




MBRESET + STARTOADWAITING + RC2 + RW3 + WC6 + WW4 + WR3 
+ NW4 + LEN2 + LEN6 
START-ADWAITING 
X A C T * C W J R # _ L * M C A C H E # * ~ * ~  + RCl* (BURSTAC + 
DREADY ) 
RCl*BURSTAC*DREADY 











X A C T * C W / R # - L - M C A C H E # * D R A M ~ - ~  + WWI* (CDTS#-L + 
BBUSY) 
WW1 *CDTS#_L*BBUSY 
(WW2 + WW3) 0BURSTAC 
(WW2 + WW3 ) 0BURSTAC 
XACT-DRAM# *CW/R#_L + WRI *RDY 
NR1 RDY 
NR2 
XACT*DRAM#*CW/R#-L + NWI*CDTS#-LOBBUSY 
N W l * C D T S * E E m  
NW2 +NW3 *RDY 
NW3 RDY 
XACT-LEN-L*CW/R#_L-DRAM~ + LENI- (BURSTAC + DREADY) 
Memory bus interface 
LEN2 = LENl*BURSTAC*DREADY 
LEN3 = XACT* LWL C W / R # , L * ~  + LEN3 (CDTS#_L + BBUSY 
LEN4 =  LEN^*^*- 
LEN5 = LEN4 
LEN6 = LEN5 
Note: all of right side equations should be anded with MBRESET 
except the right side of START. 
5.52 DRAM implementation 
5.52.1 DRAM hardware 
The hardware in Figure 19 on page 48 and PAL equations are repeated for each 
bank. Each output CASX is related to the input BEX# where X varies from 0 to 7. 
The interconnection of the four banks is shown in Figure 20 on page 49. 
Bank A PAL equation: 
Bank B PAL equation: 
Bank C PAL equation: 
Bank D PAL equation: 
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- CAs5l  
cAs7a 
ADDRAM 
Inputs: ADDRAM, LEN-L, (3WIRU-L. AX, BEXU, MCACHEU, C M ,  
DLATCHU, AVM, OEX, nowx, WR-DRV, RASASLOWU, 
WASHIGH#, DRAMWEU,DDATA 
Outputs: DATAPDATA 
Memory bus inrevace 
BANKD 
5.5.2.2 DRAM state machine PAL equations 
The following equations are to be interpreted as follows. All state variables on the 
right side of the equation are the current values while those on the left side are the 
new values to be output on the next leading clock edge (MCLK). The state variables 
are listed separately but they will be encoded into the minimum number of bits to 
reduce the number of output pins required. Available software is able to perform this 
encoding. 
State PAL equations for the DRAM controller 
The following outputs are generated on a TIBPAL20R8-5C (PAL H) and are as- 
signed pin numbers as shown in Figure 22 on page 54. Note that the set of states can 
be encoded into one 4 bit field. 
DSTART = DSTART*RFA*WAITING# + RF5 + MBRESET 
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NC 5 = N C ~  * E * N E N E #  -WAITING# 
NC 6 = N C ~  *RFA*NEN~~~*wAITINGR* ( m * E E ' E  + CW/R#-LOGO) - - 
NC 7 = NC4*RFA + NC7*RFA* (WAITING#+(CW/R#-L+BBUSY)*(CW/R#-L + - 
GO) 
NC 8 = NC5 
Note: a l l  of r i g h t  s i d e  equations should be anded with MBRESET 
except t h e  r i g h t  s i d e  of DSTART. 
5.5.23 DRAM read-back state machine PAL equations 
The following equations are to be interpreted as follows. All state variables on the 
right side of the equation are the current values while those on the left side are the 
new values to be output on the next leading clock edge (MCLK). The state variables 
are listed separately but they will be encoded into the minimum number of bits to 
reduce the number of output pins required, available software is able to perform this 
encoding. 
State PAL equations for the read-back controller and output enables: 
The following outputs are generated on a TIBPAL20R8-5C (PAL C) and are as- 
signed pin numbers as shown in the section Figure 22 on page 54. Note that the set 
of states can be encoded into one 4 bit field and 0EA:D are the other outputs. 
RBI = MBRESET + RB9 + RBI3 




OE A -  
OEB - - 
OEC -  
OED - 




R B ~ * = * A ~  + RB5* A4.n + RB7*A4*A3 
( R B ~ I + R B ~ ) * ~ * ~  + RB5* A4*A3 + ~ ~ 7 . ~ 4 . n  
RB3*A4*A3 + RB5. + R B ~ * = * A ~  
( ~ ~ 1 1 + R B 3 ) * ~ 4 * n  + RB5* =*A3 + ~ ~ 7 * = * n  
of r i g h t  s i d e  equations should be anded with MBRESET 
except t h e  r i g h t  s i d e  of DSTART. 
FLOW read-back machine 
The following outputs are generated on a TIBPAL20R8-5C (PAL C1) and are as- 
signed pin numbers as shown in Figure 22 on page 54. Note that the set of states can 
be encoded into one 4 bit field and FL0WA:D are the other outputs. 
RB 1 = MBRESET + RB9 + RBI3 
RB2 = RBI * ~ * M C A C H E B * B ~ Z K E * D R E A D Y  
Memory bus interface 
RB3 = RB2 
RB4 = RB3 
RB5 = RB4 
RB6 = RB5 
RB7 = RB6 
RB8 = RB7 
RB9 = RB8 
RBIO = RB~*LEN-L*CW/R~~*DREADY 
RBll = RBlO 
RBI2 = RBll 
RBI3 = RBI2 
FLOWA = ((RB~*CW/R#,L*DREADY)+(RW~*BURSTAC*DRE~Y))*~*~ 
FLOWB = 
( (RBI*~EN_L-MCACHW*CWIRU_L.DREADY) + (RWI-BURSTAC-DREADY) ) .X. 
A3 
FLOWC = ( (RB~*CWIR#,L*DREADY)+(RW~*BURSTAC*DREADY)) *A4* 3 
FLOWD = 
( (RBI * m * w * C W / R I _ L *  DREADY) + (RWl*BURSTAC DREADY) ) A3 
A4 
553 EPROM and I/0 interface 
This sections includes the physical connections between the menlory bus and the 
EPROM as well as the wait-state generation PAL equations for the I/0 and 
EPROM. 
55.3.1 EPROM connections 
21 EPROM-Memory Bus Connections 
Inputs: BEX#, CAX, ROE# 
Outputs: DATA 
55.3.2 EPROM wait-state and I/0 wait-state generation. 
The following equations implement the EPROM state machine as shown in Figure 
9 on page 27 and the generation of RDY from U0. The equations are implemented 
on the PAL B and G as shown in Figure 22 on page 54. 
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PAL equations 
The description of equation syntax can be found in Section 5.5.2.2 on page 49. The 
state variables are encoded into a 3 bit field which is fed to PAL D which decodes 
these states into the appropriate outputs. 
The following are implemented on PAL B: 
R1 = RESET + R5 + R1 *RADS# 
R2 = RESET-RI-RADS~ 
R3 = RESET*R2 
R4 = RESET*R3 
R5 = RESET*R4 
The following are the output equations implemented on PAL D: 
ROE# = R2+R3+R4+R5 
RDY = R4 + I/OSEL#* I/ORDY 
5.5.4 Memory bus state machines output equations 
State machine output equations 
The following signals are generated from the encoded state outputs of the,previous 
two sections. Many of these signals feed back into the state PALS as well as control 
other hardware. The signals are being partitioned into 8 output groups to fit on the 
TZBPAL20L8-5C PALS. The following equations represents positive logic, i.e. if the 
right side of the equation equals one then the left side equals one. Some of the fol- 
lowing equations also accommodate initialization inputs. 
Output for memory bus controller on chip TIBPAL20L8-5C (PAL D): 
Output for memory bus controller on chip TIBPAL20L8-5C (PAL E): 
MDOE# = ( W C ~ + W C ~ + W C ~ + W C ~ + W C ~ + W ~ + W ~ + W ~ + N W ~ + N W ~ + L E N ~ + L E N ~ + L E N - L )  
+HLDA 
AVAILA# = WC~+WW~+LEN~ 
AVAILB# = WC3+WW3+LENS 
AVAILC# = W C ~ + W ~ + L E N ~  
AVAILD# = WC5+WW3+LENS 
GO = WC6+WW4+LEN6 
STARTXTION = NW2 
K D R V  = WC5+WC6+WW2+WW3+WW4+LEN5+LEN6+START 
Output for DRAM controller on chip TIBPAL20L8-5C (PAL F): 
Memory bus interface 
RASA5LOWI = (RF~+RF~+RF~+NC~+NC~+NC~+NC'/+NC~+NC~')+A~ 
ROW-DRV# = DSTART+NC~+NC$ 
COL-DRV# = NCl+NC5+NC8 
CLRRF = RF4 
DLATCHI = NC4 
DREADY = NC3+NC4+NC6 
Output for read-back controller on chip TIBPAL20L8-5C (PAL G): 
BBUSY = RB2+RB3+RB4+RB5+RB6+RB7+RBlO+RBll+RB12 
BURSTAC = RBl+RB2+FU33+RB1O+RB11 
MBRDY# = R B ~ + R B ~ + R B ~ + F U ~ ~ + R B ~ O + R B ~ ~ + L E N ~ + W C ~ + W C ~ + W C ~ + R W ~  
BRDY# = (RB3+RB5+RB7+RB9+RB11+RB13+RW3+NR3)+RDYSRC-L 
CRDY# = R W ~ + W C ~ + W W ~ + N R ~ + N W ~ + L E N ~ + L E N ~ + R B ~ + R B ~ ~  
MEOC# = R B S + R W ~ + W C ~ + W W ~ + N R ~ + N W ~ + L E N ~ + R B ~ ~ + R B ~  
55.5; Memory bus state machine's PAL hardware 
The PAL's used to implement the state machines of the memory interfacing are 
shown in Figure 22 on page 54. Note that other logic mentioned in the report is 
"snuck" onto these PAL's as room allows. 
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m e m o r y  interface PAL connections 
MBRES- 
DREADY 1 I I 
- ..,- ... - 
I I 
I FLOW FLOWC 
FLOWD 
BURSTAC - 
Inputs: MBRESET, ADWAlTING, CW/R#-L, MCACHEII. DRAM#. LEN-L, BURSTAC, DREADY. BBUSY, 
CDTS#-L, RDY, RFA, WAlTINGIY, GO. NENEI. RESET, RADM, AX 
Outputs: MSELI, KWEND#, BGW. SWEND#, CNA#, ENI, ROE#, RDY, MDOEU, AVALX#, GO. STARTXTION, 
WRRRV, C A S ,  RASMHIGHW, RASASLOWI, ROWRRV#, COL-DRVW, CLRRF, DLATCHI, DREADY, 
BBUSY, BURSTAC, MBRDYII. CRDYW. MEOC#. CDTS#L, WAlTING#,DRAMWE# 
Bur arbitration and error detection 
5.6 Bus arbitration and error detection 
5.6.11 Bus arbitration 
The following PAL (PAL ARB) is capable of implementing the logic as found in 
Figure 10 on page 29. A PAL mapping program will convert the logic to the appro- 
priate equations. The original design called for 8 bus request sources; however, due 
to PAL limitations, only 6 of these are implemented. 
23 Bus Arbitration PAL Connections 
DBRQl 






hpuh: DBRQX. HLDA 
Outputs: DBGX, HOID. MAOEt 
5.63 Error detection 
The following equations and hardware implement both the error detection circuitry 
and counter, and the refresh generation counter and circuitry. The: devices used to 
implement this circuitry have 16 internal edge triggered RS flip-flops(Q0-Ql S), 8 
output edge triggered RS flip-flops(OO-07) and 8 inputs(D0-D7).. 
Equations for chip C1: 
Bus error circuit 
QO: s = CADS# 
R = INTCLR + CRDY# 
Q1: S = E * Q O  
R = Q1-QO + rn 
42: S = ~ * Q ~ * Q o  
R = Q2-Q1*Q0 + rn 
43: S = ~ * Q ~ * Q ~ * Q o  
R = Q3*Q2*Ql*QO + rn 
ETC.. . . 
Qls: S = ~ * ~ 1 4 * ~ 1 3 * ~ 1 2 - ~ 1 1 * ~ 1 0 * ~ 9 * ~ 8 * ~ 7  * ~ 6 * ~ 5 * ~ 4 * ~ 3 * ~ 2  * Q ~ * Q O  
R = ~ 1 5 * ~ 1 4 * ~ 1 3 * ~ 1 2 * ~ 1 1 * ~ 1 0 * ~ 9 * ~ 8 ~ ~ 7 ~ ~ 6 * ~ 5 * ~ 4 - ~ 3 * ~ %  * Q ~ * Q O + ~  
00: S = CADS# 
R = INTCLR + CRDY# 
00 is labeled CONT on the schematic and in the C2 equations. 
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01: S = Q15*Q14*Q13*Q12*Qll*Q1O*Q9-Q8~Q7-Q6~Q5~Q4*Q3-Q2~Ql~QO 
R = ~ 1 5 ~ ~ 1 4 ~ ~ 1 3 * ~ 1 2 ~ ~ 1 1 ~ ~ 1 0 ~ ~ 9 ~ ~ 8 ~ ~ 7 * ~ 6 * ~ 5 * ~ 4 * ~ 3 * ~ 2 - ~ 1 ~ ~ 0  
01 is labeled ALLONES on the schematic and in the C2 equations. 
Equations for chip C2: 
Bus error circuit 
QO: s = m-ALLONES-CONT 
R = QO*ALLONES*CONT + 
ETC. .. . 
Q4: S = ~ * Q ~ * Q ~ - Q ~ - Q O * A L L O N E S * C O N T  -
R = Q4*Q3*Q2*Ql*QO*ALLONES*CONT + CONT 
02: S = 44 + CW/R#-L*RADS# 
R = INTCLR 
Refresh request circuit 
Q5: S = 
R = Q5 
Q6: S = Q 6 9 ~ 5  
R = 46.45 
ETC.. .. 
412: S = m = ~ l l * Q l O * Q 9 * Q 8 * Q 7 * Q 6 ~ Q 5  
R = ~ 1 2 * ~ 1 1 * ~ 1 0 * Q 9 * Q 8 * ~ 7 * Q 6 * Q 5  
01: s = ~12*~11=QlO*Q9*Q8*Q7*Q6*Q5 
R = CLRRF 
rror Detection and Refresh Generation 
VaI 
Inputs: CADS#, INTCLR, CRDYt, CLRW RADS#, CWIW, 
CWIR#J. 
Outputs: BERR, RFA, DRAMWE# 
Interrupt circuitry 
5.7 Interrupt circuitry 
The following PAL (PAL I) is capable of implementing the logic as found in Figure 
12 on page 3 1. A PAL mapping program will convert the logic to the appropriate 
equations. The original design called for 8 interrupt sources; however, due to PAL 
limitations, only 6 of these are implemented. 
-terrupt PAL connections 









5.8.1 PAL Equations 
These equations are latched on MCLK where a state variable on the right side of the 
equation is the current state and on the next clock edge the true state variable on the 
left side will get latched as the next state. State variables RO through R11 can be en- 
coded into a 4 bit field thereby taking 4 of the possible PAL outputs. Note that 
PWRUP should remain high until the system power is stable when it should drop 
and stay low. These equations are implemented on TIBPAL20R8-.5C (PAL R). 
State equations 
RO = PWRUP -
R1 = PWRUP*RO - 
R2 = PWRUP*Rl - 
R3 = PWRUP*R2 - 
R4 = PWRUP*R3 
R5 = PWRUP*R4 - 
R6 = PWRUP*R5 - 
R7 = PWRUP*R6 - 
R8 = PWRUP*R7 - 
R9 = PWRUP*R8 - 
R10 = PWRUP*Rg 
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- - 
R11 = P W R U P * ( R ~ O + R ~ ~ * ( ~ + D B D E M A N D # )  + R~~*(HLDA+DBDEMAND#) - 
R12 = PWRUP*R~~- (HLDA+DBDEMAND#) 
R13 = PWRUP (R12 + R13 (HLDA+DBDEMAND) 
Output equations 
RESET = R O + R ~ ~ + R ~ ~ + R ~ T  
MBRESET= RO+Rll+R13 
RESET-H = Rl+R2+R3+R4+R5+R6+R7+R8+Rg+RlO 
RESET-L# = R ~ + R ~ + R ~ + R ~ + R ~ + R ~ + R ~ + R ~ + R ~ + R I ~  
Initialization hardware 
26 Initialization PAL Connections 
clocked on MCLK 
PWRW 7 
11 . I 
Inputs: FWRUP, DBDEMAW,  HLDA 
Outputs: RESET-H, RESET-L#, RESET, MBRESET 
5.8.2 Timing description 
There are no critical timing issues involved with the start-up circuitry. The clock 
driving the state machine is inverted from the normal system clock to match the tim- 
ing requirements in the data books. 
5.9 Clock generation 
m e  27 Clock Generation Circuitry 
Em- s MCLK2 
(~-P===SW 1 chip: 74R4 
I J  
Inputs: PWRW 
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Timing diagrams 
5 . 1  Timing diagrams 
5.lOl.1 Overview 
One of the keys to a high speed digital design is to guarantee that all of the signals 
make it to where they have to be in the allotted time. As the clock periods get small- 
er, this becomes a greater challenge as was learned quickly with the system's 25ns 
clock cycle. 
5.141.2 DRAM read cycle timing 
The timing for the burst and single read cycle is show in Figure 2.8 and Figure 29 . 
Note that the system runs off a memory bus clock inverted to the normal clock to 
allow extra setup time for some of the signals being returned to the CPU. Table 6 
shows how the times for the various signals were generated. Note that 6ns set-up 
time for data and 3ns hold time is met for all words of data back to the CPU. Note 
also that set-up and hold times are met for all memory bus devices. This verifies tim- 
ing for a cache line or single read. LEN cycles simply follow the same timing. Com- 
binations of cycles are not susceptible to error on the microscopic ns scale but 
instead on the cycle scale so these are verified by the simulation of Appendix A. 
Table 6 Read Cycle Timing Calculations 
Signal Cycle&Tie Generated 
CADS# 0. 12 ns delav from cache controllel: 
ADDR 0,13 ns delay from cache controller 
DADS# 0, 18 ns 13 ns + 5 ns (address decode) 
A 1 , l  ns 18 ns + 8 ns (transparent latch) 
- 
ADDRAM 1 , l  ns 18 ns + 8 ns (transparent latch) 
RAS# 1.21.5 ns from state machine 
ROWDRV low 1,21.5 ns from state machine 
ROW goes away 2, 14.5 ns 21.5 ns + 10ns delay + 8.0 turn off 
COLDRV 2,21.5 ns from state machine 
COL valid 3,9 ns 21.5 ns + 12.5 turn on 
CAS# 4, 1.5 ns 21.5 ns + 5 ns from DRAM PAL'S 
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DLATCH# 4,21.5 ns from state machine 
DATA available 4. 16.5 ns CAS# + 15 ns 
DATA latched 5,21.5 ns DLATCH going high from state machine 
DATA flows 5 ,3  ns FLOWX + 6.5 ns delay 
OEX# 6, 16.5 ns Out of fast state machines 
DATA valid 7 . 4  ns 16.5 ns + 12.5 ns turn on time 
-Cache Line Read 
CLK 0 1 2 3 4 5 6 7 8 9 10 11 
Timing diagrams 
&we 29 Single Word Read 
5.10.3 DRAM write cycle timing 
The timing for the write cycles is shown in Figure 30 and Table 7 shows how the 
timing values were calculated. Note that al l  set-up and hold times are met for all 
memory bus devices. Verification of LEN cycles and on the macroscopic scale are 
once again performed by the simulation of Appendix A. 
Table 7 Write Cycle Timing Calculations 
Signal Cycle&Time Generated 
CADS# 0,1211s delay from cache controller 
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ADDR 0, 13ns delay from cache controller 
DADS# 0,18ns 13ns + 5ns (address decode) 
A 1, Ins 18ns + 8ns (transparent latch) 
RAS# 1,21.5ns from state machine 
ROW-DRV# 1,21.5ns from state machine 
Row goes away 2,14.5ns 12.5ns + 10.0ns delay + 8.011s turn off 
CDRS#-L 0,18ns from cache controller 
AVAILX# l,21.5ns from state machine 
MDOE# 1,21.5ns from state machine 
DATA 2,6.5ns 19.5ns (MOCLK) + 12ns driver 
MBRDY# 1,21.5ns from state machine 
DDATA 6,9ns 21.5ns + 12.5ns OE 
Timing diagrams 
e 30 Cache Line Write 
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5.11 ROM read cycle timing 
Figure 32 shows the timing of the ROM read cycle. The calculations are straight for- 
ward and are shown in the diagram. 
Signal glossary 
m e  32, ROM Read Cycle 
5.12 Signal glossary 
Table 8 shows the signals used in the ProRISC I. 
T a b l e i p a l  descriptions 
Signal Use 
ADDR<3 1 : 3> Address out of cache to memory subsys'tem. 
A<3 1 :3> Address after being latched in the memory subsystem. 
ADDRAMe9:b Address seen by the DRAM banks. 
ADS Address strobe from the i860XP to the cache controller. 
ADWA ITING Address waiting for processing by the main bus control- 
ler. 
AHOLD This is the snooping address hold that goes between the 
CPU and the cache. With our single processor system, 
this signal is not needed but is connected anyway to be 
consistent with the cache controller protocol. 
AVAILX# Write data available for the transceivers to latch. 
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BBUSY Bus busy with data from a previous transaction. 
BEX# Byte enables fiom the CPU indicating to the memory 
subsystem which bytes of the 64-bit word to write. 
BEX-L# Byte enables latched by the BLE signal from the cache. 
BERR# Bus error as detected by a bus time-out on a memory 
transaction. 
Signal from memory bus controller to the cache that the 
memory subsystem will complete this transaction now. 
BLAST# This signal is attached between the cache controller and 
the second level cache. It is one of the fixed interface 
lines that we did not tamper with during our design. 
Latch enable from the cache controller to latch in signals 
from the CPU such at bvte enables. LEN, etc. 
This is the backoff signal of the CPU which is driven by 
the bus arbitration circuitry. It is the signal that the bus ar- 
bitration needs to get control of the memory bus in a hur- 
ry. 
Signal from memory bus controller to CPU and cache 
controller that data is now available in the cache for the 
CPU to latch into its read buffers. 
BRDYCl# Signal that data is ready for the CPU from the cache con- 
troller. 
BRDYC2# Signal that data is ready for the cache from the cache 
controller. 
BREQ Signal from the CPU to the bus arbitrator that it would 
like to become master of the bus again. 
BURSTAC Indicates that a burst read transaction from a previous 
memory transaction cycle is still executing. 
BUS# This signal is an interface signal between the cache con- 
troller and the second level cache. This is part of the fixed 
interface and was not altered by our design. 
CACHE# Signal from CPU indicating intent to cache the results of 
this memory transaction. 
Signal glossary 
CAS# Column address strobe for the DRAM. 
CASX# Column address strobe for a particular chip in the 
DRAM. Note that this differs from the CAS due to byte 
enables, single word writes, or LEN writes. 
Signal from the cache that data is now available to be put 
onto the memory bus. 
CLK Main system 40 MHz clock out of the clock generation 
circuitry. 
CLRRF This signal is sent out by the DRAM controller to reset 
the refresh bit after a refresh has been completed. 
CNA# Input signal to the cache from the memory bus subsystem 
that it is ready for the cache to start the next memory bus 
cycle. 
COL-DRV# Signal to drive the column portion of the address onto the 
DRAM address bus. 
Signal from the memory bus controller to the cache that 
it is done with this memory cycle on the bus. 
Signal from the cache controller denoting whether this 
bus transaction is a write or a read. 
CW/R-L# Latch of the CW/R# signal for use after the next bus cy- 
cle has started. 
DADS Inverted DADS# signal used to latch address to the 
DRAM. 
DADS# DRAM address strobe. Signals to the DRAM an address 
is valid to it and triggers waiting that starts the DRAM 
state machine. 
DBDEMAND# Input to the bus arbitrator to which should be connected 
devices that must have the bus before the CPU completes 
its outstanding cycles. 
DBGRX Device bus grant for device X. When high, the device has 
been granted the bus by the bus arbiter. 
DBRQX Device request for the bus. This signal. should be held 
high as long as the device is using the bus. 
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This signal delineates data or code to theVexternal cache. 
This is just passed along to the memory bus ccntwll~r 25 
CD/C# where it is promptly ignored. It also is used to efi- 
code the interrupt clear signal from the CPU and there- 
fore is used by the bus arbiter. 
DINTX This signal indicates that interrupt request X is active. 
DINTAX This signal is the interrupt acknowledge for interrupt X 
and clears the interrupt flag. 
DLATCH This signal is generated by the DRAM controller and 
latches read data into the transceivers at the output of the 
DRAM'S. 
This signal indicates that the bus transaction is to occur 
with the DRAM. 
DREADY This signal is generated by the DRAM controller to indi- 
cate to the memory bus controller that data will be avail- 
able on the next cycle. 
EADS# This is the effective address strobe between the CPU and 
the cache controller. It is part of the fixed bus interface 
between the CPU and the cache controller, so our design 
did not tamper with it. 
This signal never actually extends out of the state ma- 
chines and is used as a convenience for equation writing 
only. It indicates that the bank with the single write ac- 
cess being processed should enable its data onto the data 
bus. 
This input to the CPU is tied low to enforce strong write 
ordering to guarantee that all writes are performed in the 
correct order. 
KINE# This input to the CPU is used to flush the line when a 
snoop inquiry requires it. Since we are using a single pro- 
cessor system, this signal is not needed to be active at any 
time and is tied high. 
This signal is used to retrieve the first piece of data for all 
read transactions. Rather than latching the first piece of 
data, it is allowed to flow straight onto the data bus to 
save one bus cycle. 
Signal glossary 
This signal is generated by the memory bus controller 
and indicates to the DRAM controller that write data is 
available to the DRAM'S. 
HITM# This signal is generated by the CPU to indicate that an 
external snoop hit a line in the internal cache. This line is 
not actually used in our portion of the design but instead 
goes straight to the cache controller. 
INT This signal is generated by the interrupt control logic and 
indicates to the CPU that an interrupt has occurred. 
This signal is generated by the interrupt control logic and 
indicates to the bus error logic that the irlterrupt has been 
cleared. 
INV This signal is part of the fixed interface between the 
cache and the CPU and is not tampered with by our de- 
sign. 
This signal is generated by the address decode and indi- 
cates that the address accessed is in the UO space. 
KEN# This signal is generated by the cache controller back to 
the CPU to indicate cacheability of the data being re- 
quested. This is simply forwarded from the MKEN# sig- 
nal which the address decode controls. 
KWEND# This signal is generated by the memory bus controller 
and indicates to the cache controller that it can sample 
MKEN# now to determine the cacheability of the trans- 
action. 
LEN This signal is generated by the CPU to indicate a 128-bit 
read or write. 
LEN-L This is the LEN signal that has been latched by the BLE 
signal of the cache controller. 
LOCK# This signal is generated by the CPU and interfaced to the 
cache for atomic instructions. Seeing as our is a unipro- 
cessor system, this signal gets very little use. 
MAOE# This signal is the output enable for the caches' address. 
Since we currently only have the cache controller as a 
master, this signal is by default active. 
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MAWEA# This signal is part of the cache controller to second level 
cache interface which was set by Intel. It is not tampered 
with by our system design. 
MBRDY# This signal is generated by the memory bus controller to 
indicate that the data is valid for a read and to indicate 
that the memory system is ready for the next data in the 
case of a write. 
MBRESET This signal is generated by the bus arbitrator and the reset 
circuitry to reset all of the state machines of the memory 
bus. 
MCACHE# This signal is generated by the cache to indicate its desire 
to cache this transaction. The memory bus must verify 
this to the cache by holding MKEN# low through the fall 
of KWEND#. 
MCLK This is the memory bus clock. In order to meet the vari- 
ous set-up and hold times to the cache, we found that an 
inverted clock from the CLK signal would work best. 
This clock also runs at 40 MHz and is generated by the 
clock generation circuitry. 
This signal is a cycle definition signal for bus transac- 
tions. It is used only as the CPU interrupt acknowledge 
as our memory bussystem uses other signals to deter- 
mine the type of the current cycle request. 
This is the memory output enable for the cache. This is 
controlled by the memory bus controller who activates 
this signal & soon as a write is evident and the bus is free. 
This is the signal to the cache that memory has ended its 
cycle. It is generated by the memory bus controller to in- 
dicate to the cache that all data from the previous trans- 
action is off of the bus. 
M/IO# This signal is generated by the cache to indicate to the 
memory bus controller whether this transaction hit mem- 
ory or 110. Since we do this independently with the ad- 
dress decode, this signal is not used by our system. 
MOCLK This 40 MHz clock signal is used to guarantee hold times 
for the memory system when performing writes. This 
clock is skewed 7 +/- 1 ns off of the MCLK to guarantee 
Signal glossary 
that the hold time for the previous piece of write data is 
met at the transceivers. 
MSEL# This signal indicates that memory is active to the cache 
controller. This signal can remain low through all of the 
normal bus transactions, so our memory bus controller 
holds it low as soon as a transaction starts. 
This signal from the CPU and cache indicates that this 
address is on the same DRAM page as the previous trans- 
action. This is useful to us in using the fast page mode of 
our DRAMs. 
OEX This signal is generated by the main bus state machine to 
enable read data from the DRAM transceivers onto the 
data bus. Note that it has been moved up to the level of 
the state variables in the PLA's as we need this to be valid 
as soon as possible to meet timing requirements. 
PCD This is the page cache disable which indicates to the CPU 
that this page table entry's pages are not cacheable in the 
CPU cache. This is not used in our design as we deter- 
mined cacheability by the origin in the memory map of 
the transaction. 
PWT This is the page write through bit of the page table entry 
of this transaction which indicates to the CPU that ac- 
cesses to this page our to be written through instead of 
copied back. 
RADS# This signal is generated by the address decoding and 
serves as the address strobe to the bootstrap EPROM. 
RAS# This signal is generated by the DRAM controller and 
serves as the row address strobe to the DRAMs. 
RASASLOW# This signal is generated by the DRAM controller and is 
synchronized with RAS# when A5 is low. It simply 
serves to choose a "side" of the DRAM: banks - can be 
though of as the twenty-first address bit. 
RASASHIGH# This signal is generated by the DRAM controller and is 
synchronized with RAS# when A5 is high. It simply 
serves to choose a "side" of the DRAM banks - can be 
though of as the twenty-first address bit. 
RDY This signal is the one to which a wait state generator 
should be attached once the VO subsystem is defined. 
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This will indicate to the memory bus controller that the 
transaction is complete in the memory to r--p-d 
with the rest of the cycle. 
RDYSRC This signal is generated by the cache controller to indi- 
cate to the memory bus controller whether or not it must 
provide BRDY's back to the CPU for the current read cy- 
cle. 
RDYSRC-L This signal is the latch of RDYSRC. Due to the pi,w,lined 
nature of our memory bus interface, we must hmz A: 
RDYSRC saved from the previous transaction; therefore, 
we always latch on CNA# just before the signal goes 
away. 
RESET This signal is generated by the RESET state machine and 
goes to the CPU and cache controller to configure the 
chips for operation. 
RESET-L# This signal is generated by the RESET state machine and 
is used by our system to configure pins that must be low 
at RESET. 
RESET-H This signal is generated by the RESET state machine and 
is used to configure pins that must be high at RESET. 
RFA This signal from the refresh circuitry indicates to the 
DRAM controller that a refresh cycle is pending. As 
soon as the current memory transaction is finished, this 
signal is cleared by CLRRE 
ROMS# This signal indicates that the memory access is to the 
bootstrap EPROM. It is generated by the address decoder 
and will be valid by the first rising edge of MCLK fol- 
lowing the fall of CADS#. 
ROW-DRV# This signal is generated by the DRAM controller and 
tells the address latch circuitry to drive the row address 
to the DRAM banks. It is delayed by 10 ns in the address 
latch circuitry to guarantee that the DRAM hold times 
for the row address are met. 
SETX These lines are the address lines from the CPU to the 
cache which correspond to the set of the address being 
sought. 
Signal glossary 
STARTXTION This signal is generated by the memory bus controller to 
indicate to a peripheral that the write data is now valid 
and on the bus. 
S W E M  This signal is generated by the memory bus controller 
and indicates to the cache controller the end of the snoop- 
ing window. In our uniprocessor system, there is no 
snooping so this signal is sent back as soon after 
KWEND# as we get the chance. 
TAGX These lines are the address lines from the CPU to the 
cache which comespond to the tag of the address being 
sought. 
WAITING# This signal tells the DRAM state machine that an address 
is currently waiting for it and to start processing. This is 
used due to the pipelined nature of our memory bus sys- 
tem. A successive address can come at a variety of times 
while the first cycle is still active. This signal holds the 
second address strobe until the DRAM acknowledges 
that it sees it. 
WBA This signal is part of the fixed interface from Intel be- 
tween the cache controller and the second level cache. 
Our design did not tamper with this interface. 
WBTYP This signal is part of the fixed interface from Intel be- 
tween the cache controller and the second level cache. 
Our design did not tamper with this interface. 
This signal indicates to the cache at the start of each 
memory transaction whether this line is to be written 
through or copied back. We used copy back mode for all 
cacheable lines so this signal was simply tied high. 
WRARR# This signal is part of the fixed interface from Intel be- 
tween the cache controller and the second level cache. 
Our design did not tamper with this interface. 
WR-DRV This signal is the output enable of the DRAM transceiv- 
ers that drives data back to the DRAMS that has been 
latched from the main data bus. It is generated by the 
main bus state machine. 
WR# This writehead signal is generated by the CPU and indi- 
cates the type of transaction to be performed to the cache. 
G&S Associates Worldwide 
5.13 Parts list 
Table 9 shows the parts used in the design of the ProRISC I. Note that the 3.3KLi~ 
resistors are to be used for the static pins of the CPU, cache, and other IC's. The 
capacitors are used on the 5V power supply lines to reduce power line ripple. 
Tablp 9 ProRISC I Parts List 
Part Quantity Description 
i860XP 1 Intel RISC Processor 
82495XP 1 Intel Cache Controller 
82490XP 8 Intel Cache RAM 
Arn27C020 1 AMD 256K x 8 EPROM 
SN74F573 4 TI Octal D-type Transparent Latches 
TIBPAL16L8-5C 1 1 TI High-performance PAL 
TIBPALl6R8-5C 4 TI High-performance PAL 
TIBPAL16R6-5C 1 TI High-performance PAL 
HB56D232BS-6A 8 Hitachi DRAM SIMM Module 
74F646 32 Signetics Octal TransceiversJRegisters 
CO-401 1 Vectron 80 MHz Clock Generator 
TI Dua1.D Flip-Flops 
CD301A-102 2 Automatic Coil 10 ns tap delay line 
74ACT377 3 Fairchild Octal D Flip-flops with clock enable 
41 14R-001 8' Bourns DIP 3.3 kR resistor networks. 
SR205EXXXMAT 502 Skycap ceramic capacitors 
1. Note: This number is an approximation 
2. Note: This number is an approximation 
TIBPLS506C 2 Texas Instruments Programmable Logic Se- 
quencers. 
5.14 Currentconsumption 
Table 10 shows the worst case current consumption of the ProRISC I. The designers 
believe this will occur when the DRAM banks are active (7360mA) as opposed to 
the EPROM. Once sees that the total cumnt consumption is about 17.1 mpa. 41- 
though this is higher than was hoped for, it is the penalty one pays for zsin:: 5+;- 
speed and size with many of the system design decisions. 
-Worst Case Current Consumptions 
Part Q ~ Y  Each (mA) Total Current (mA) 
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TOTAL 17186.2 mA 
5.15 Real estate 
The board area required for the ProRISC I is shown in Table 11. Mote the multiply- 
ing factor of two to account for a variety of factors. The first is the de-coupling ca- 
pacitors and pull-up resistors. The second reason is that parts cannot be packed 
infinitely close together. Lastly, the parts will have odd rectangular shapes that will 
preclude perfect placement, and some routing will need to be allowed. 
Table 11 ProRISC I Real Estate 
Part Qty. Dimensions (in) Total Area (in2) 
1. Note: 'l'his number is an approximation 
2. Note: 'l'his number is an approximation 
3. Doubled width to allow space between components for cooling purposes. 
Real estate 
TOTAL 38.08 
x 2  
76.16 in2 
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Appendix A 
This Appendix contains a sampling of the state machine testing for the memory in- 
terface. It includes the code as well as the test results. Note the test results display 
the type of transactions performed and the resulting signals. In the test, each state 
reads in the current columns data before progressing to the next column and chang- 
ing the output accordingly. The rigorous timing specifications for signals given can 
be found in Section 5.5.4 on page 19. 
6.1 Simulation Results 
The i860XP has a very complex bus interface, this design accommodates the most 
important bus cycle types. Fourteen different bus transactions were included this de- 
sign, therefore all of the combinations of two of these would entail 196 different 
simulations which is too prohibitive for this report. The following sections show the 
simulation results for sustained cache line reads and writes, for sustained single 
reads and writes, a cache read-modify-write cycle, and other mixed modes. There 
are also other results for LEN reads and writes. Note the near adjective indicates that 
the direct paged mode is used in the DRAM. 
Simulation Results 
MEMORY STREAM: cache read; near cache read; near cache read; 
AVAILAI 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l l l l l l l l l l l l l  
AVAILBI 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ~ 1 1 1 1 1  
AVAILC# 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l l l l ~ ~ ~ ~ ~ ~ ~ ~ l  
AVAI LD# 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l l l l l l l l l l l l l  
BRDY # 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 l l 0 l 0 l 0 l 0 l  
CNA# 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 l l l l O l l l l l l l l  
CRDY # 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 l l O l l l l l l l l O l  
STARTXTION 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
EN1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
GO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
KWEND# 1 1 1 1 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 1  
MAOE # 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l l l l l l l l l l l l l  
MBRDY # 1 1 1 1 1 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0 l 0 1 l 0 1 0 1 0 1 0 1 1  
MDOE # 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
MEOC # 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l l l l l l l l l l l l l  
MSEL# 1 ~ 1 1 1 0 0 0 1 1 1 0 0 O 0 0 0 1 1 1 O O O O O O l l l l l l l l  
SWEND# 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1  
CAS # 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1  
CLRRF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
COLDRV 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
DLATCH# 1 1 1 1 1 1 0 1 1 1 1 1 1 1 0 1 1 1 1 1 l l l O l l l l l l l l l  
DREADY 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0  
RAS # 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
ROWDRV 0 1 1 0 0 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1  
BBUSY 0 0 0 0 0 0 1 1 1 1 1 1 0 1 0 1 1 1 1 1 1 0 1 0 1 1 1 1 1 1 0 1 0  
BURSTAC O O O o O O O O 1 1 1 1 1 1 O O O 1 1 1 l l l O O O l l l l l l O  
FLOW1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0  
OE2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0  
OE3 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0  
OE4 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0  
WAITING# 1 1 0 0 0 0 1 1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1  
MBRESET 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
K D R V  0 1 1 0 0 0 0 1 1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1  
BGT# 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
LEN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
NENEX 1 1 1 1 1 1 1 1 O O O O O O O O 1 O O O O O O O O l l l l l l l l  
ADWAITING 0 0 1 1 1 1 0 0 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0  
RDY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
MCACHEI 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1  
CW/R# 1 O O O O O O O O O o O o o o O O O O O O O O O o O l l l l l l l  
CADS# 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
DADS # 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
DRAM# 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 ~ ~ ~ l ~ ~ ~ l  
CDTS# 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
G&S Associates Worldwide 
MEMORY STREAM: cache write; near cache write; near cache write; 
AVAI LA# 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 l l l O l l l l l l l l l l l l l l  
AVAILB# 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1  
AVAILC# 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 l l l l l O l l l l l l l l l l l l  
AVAILD# 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 l l l l l l O l l l l l l l l l l l  
BRDY # 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l l l l l l l l : l l l l l l l l  
CNA# 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 l l l l l l l O l l l l l l l l l l  
CRDY # 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 l l l l l l l o : l l l l l l l l  
STARTXTION 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
EN1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ~ 0 0 0 0 0 0 0 0  
GO 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0  
KWEND# 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 l l o l l l l l : l l l l l l l l  
MAOE# 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
MBRDY # 1 1 1 1 1 o o O 1 1 1 1 1 1 o O O 1 1 1 ~ ~ l O O O l l l l l l l l l l  
MDOE # 1 1 1 1 1 0 ' 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1  
MEOC # 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1  
MSEL# 1 1 1 1 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1 1 1  
SWEND# 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1  
CAS# 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
CLRRF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
COLDRV 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l l l l l l l l l l l l l l l l  
DLATCH# 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
DREADY 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
RAS # 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
ROWDRV 0 1 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
BBUSY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
BURSTAC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
FLOW1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
OE2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
OE3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
OE4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
WAITING# 1 1 O O O O O O O 1 1 O O O O O O O 1 1 O O O O O O O l l l l l l l l l  
MBRESET 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
K D R V  0 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1  
BGT# 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
LEN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
NENE# 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1  
ADWAITING O O 1 1 1 1 1 1 1 0 O 1 1 1 1 1 1 1 0 O 1 1 1 1 1 1 1 0 O O O O O O O O  
RDY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
MCACHE# 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1  
CW/R# 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
CADS# 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
DADS# 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
DRAM# 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1  
CDTS # 1 1 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 1  
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MEMORY STREAM: len read; cache read; 1 write; 
AVAILA# 
AVAILB# 
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MEMORY STREAM: 1 write; near 1 write; near 1 write; 
AVAILA# 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 l l l l l l l  
AVAILB# 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1  
AVAI LC # 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1  
AVAILDI 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 l l l l l l l  
BRDY # 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l l l l l l l  
CNA # 1 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1  
CRDY# 1 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 l l l l l l l  
STARTXTION 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
EN1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
GO 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0  
KWEND # 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1  
MAOE# 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
MBRDY # 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l l l l l l l  
MDOEW 1 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 1 1 1 1  
MEW # 1 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1  
MSELI 1 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 l l 1 1 1 1 l  
SWENDW 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1  
CAS# 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
CLRRF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
COLDRV 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l l l l l l l  
DLATCH# 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
DREADY 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
RAS # 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
ROWDRV 0 1 1 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
BBUSY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
BURSTAC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
FLOW1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
OE2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
OE3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
OE4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
WAITING# 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 l l 1 l l l l  
MBRESET 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
WR-DRV 0 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 l l ~ ~ l l l  
BGT# 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 l l l l l l l  
LEN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
NENEW 1 1 1 1 1 1 1 1 0 0 0 0 0 1 0 0 0 0 0 1 l l l 1 1 1 1  
ADWAITING 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0  
RDY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
MCACHEX 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l l l l l l l  
CW/R# 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
CADS# 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1  
DADS # 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 l l l l l l l  
DRAM# 1 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 1 1 1 1 1 1 1  
CDTS# 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1  
G&S Associates Worldwide 













































a m v l o o m ~ ~ p ~  
O ~ c 3 Z Z Z < < < <  U P U P P P P  
vl vl Z  n z- x u m c 3  % * * * H H H H  
* * X X X X  2 z 2  c 3 x  x r r r r  : 2 X X X X Z 2 ! Z %  
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O F 0  
0 P 0 
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0 0 0  
O O P  
0 0 P 
0 0 0  
0 0 0  
0 0 0  
O P O  
O P P  
P P P 
P P P 
P P O  
P P O  
P O 0  
P O 0  
0 0 0  
O P P  
O P P  
P P P 
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0 0 0  
0 0 0  
0 0 0  
0 0 0  
0 0 0  
0 0 0  
0 0 0  
0 0 0  
O O P  
O O P  
O O P  
O O P  
O O P  
O O P  
O O P  
O O P  
O O P  
O O P  
O O P  
O O P  
O O P  
O O P  
O O P  
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O O P  
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O O P  
O O P  
O O P  
P P P 
P P P  
P P P  
P P P  
P P P  
P P P  
P P P  
O P P  
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P P P  
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P P P  
O P P  
P P P  
P P P  
O P P  
P P P  
O P P  
P P P  
P P P  
P P P 
P P O  
P O P  
P P P  
P P P  
P P P  
P P P  
P P P  
P P P  
P P P 
P P P  
P P P  
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MEMORY STREAM: cache read; near 1 read; 1 write; 
AVAI LA# 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l o l l l l l l l l l  
AVAILBW 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l O l l l l l l l l l  
AVAILC # 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l O l l l l l l l l l  
AVAILD# 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1  
BRDY # 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
CNAX 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1  
CRDY # 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1  
STARTXTION 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
EN1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
GO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0  
KWENDI 1 1 1 1 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1  
MAOE # 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
MBRDY # 1 1 1 1 1 1 0 1 0 1 0 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
M W E #  1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1  
MEW # 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1  
MSELI 1 1 1 1 0 0 0 1 1 1 0 0 0 0 0 0 0 1 1 1 0 0 0 1 1 1 1 1 1 1 1  
SWENDI 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1  
CAS # 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1  
CLRRF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
COLDRV 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1  
DLATCH# 1 1 1 1 1 1 0 1 1 1 1 1 1 1 0 1 1 0 1 1 1 1 1 1 0 1 1 1 1 1 1  
DREADY 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0  
RASI 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0  
ROWDRV 0 1 1 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 1 1 0 0 0 0 0 1 1 1 1 1 1  
BBUSY 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
BURSTAC 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
FLOW1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
OE2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
OE3 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
OE4 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
WAITING# 1 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1  
MBRESET 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
K D R V  0 1 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1  
BGTI 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1  
LEN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
NENEI 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
ADWAITING 0 0 1 1 1 1 0 0 1 1 1 1 1 1 1 1 0 0 1 1 l 1 0 0 0 0 0 0 0 0 0  
RDY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 C ~ 0 0 0 0 0  
MCACHE# 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
CW/R# 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 l . 1 1 1 1 1  
CADS # 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 l . 1 1 1 1 1  
DADS# 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 l . 1 1 1 1 1  
DRAM# 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 l l l . 1 1 1 1 1  
CDTS # 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1  
Simulation Code 
6.2 Simulation Code 
6.2.1 File states.c 
unsigned long signals=INIT; 







int brdy =l; 
int mbrdy =l; 
int crdy =l; 
int meoc = 1; 
void bus-cntl-input0; 
void drminput0; 
void readback-input 0; 
void bus-cntl-out(); 
void dram-out ( ; 
void readbackgut0; 
void memorychange0; 
extern void memorytrans (char 'filename); 
int main(argc, argv) 
int argc; 
char *argv [ 1 ; 
int keepgoing=l; 
/*initialize the bus transactions to simulate*/ 
if (argc != 2 )  { 
fprintf (stderr, 'NAME FILE PLEASE\n9); 
exit (0) ;
1 
/*initialize the system to reset*/ 
signals = signals I HBRESETS; 
while (keepgoing) { 
/ *  record state * /  
keepgoing = recordsignals0; 
if (keepgoing == 0 { 
printf('TOO MANY BUS CYCLES PASSED\n'); 
break; 
1 
brdy = mbrdy = crdy = meoc = 1; 
/ *  call the input reader and state determiner * /  
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/ *  note the cpu can read input and write its new outputs * /  
keepgoing = cgu-input 0 ;  
/ *  call the output routines * /  
bus-cnt Lout ( ; 
d r m o u t  ( ) ; 
readbackout ( ) ; 
if (mbrdy == 0) 
signals = signals & (-MBRDYLOWS); 
else 
signals = signals I MBRDYLCOJS; 
if (crdy == 0) 
signals = signals & (-CRDYLOWS); 
else 
signals = signals I CRDYLOWS; 
if (brdy == 0) 
signals = signals & (-BRDYLOWS); 
else 
signals = signals I BRDYLOWS; 
if (meoc == 0) 
signals = signals & (-MEOCLOWS); 
else 
signals = signals I MEOCLOWS; 
/*call the combinational logic that changes values before next 
state * /  
clock = clock + 1; 
1 




if (MERESETS & signals) { 
bus-state = START; 
return; 
1 
switch (bus-state) { 
case START: if (MBRESETS & signals) 
bus-state = START; 
else if (ADWAITINGS & othersigs) 
bus-state = XACT; 
else 
bus-state = START; 
break; 
case XACT: if (DRAMLOWS & othersigs) 
if (CWRLOWS & othersigs) 
bus-state = NW1; /*DRAH#=l,CW/R#=l,MCACHE#=X,LEN=X*/ 
else 
bus-state = NR1; /*DRAM#=l,CW/R#=O,MCACHE#=X,LEN=X*/ 
else if (LENS & othersigs) 
if (CWRLOWS & othersigs) 
bus-state = LEN3; /*DRAM#=O,CW/R#=l,MCACHE#=X,LEN=l*/ 
else 
bus-state = LEN1; /*DRAM#=O,CW/R#=O,MCACHE#=X,LEN=l*/ 
else if (MCACHELOWS & othersigs) 






else if (CWRLOWS & othersigs) 




case RC1: if(BURSTACS & signals) 
bus-state = RC1; / *  BURSTAC = 1 * /  
else if (DREADYS & signals) 
bus-state = RC2; / *  BURSTAC=O, DREADY = 1 * /  
else 
bus-state = RC1; / *  BURSTAC =0, DREADY=O*/ 
break; 
case RC2: case RW3: case WC6: case WW4: case NR3: case NW4: case -2: 
case LEN6: 
if (ADWAITINGS & othersigs) 
bus-state = XACT; 
else 
bus-state = START; 
break; 
case RW1: if(BURSTACS & signals) 
bus-state = RW1; / *  BURSTAC = 1 * /  
else if (DREADYS & signals) 
bus-state = RW2; / *  BURSTAC=O, DREADY = 1 * /  
else 
bus-state = RW1; / *  BURSTAC =O, DREADY=O*/ 
break ; 
case RW2: bus-state = RW3; 
break; 
case WC1: if ((CDTSLOWS & othersigs) I I (BBUSYS & signals)) 
bus-state = WC1; 
else 
bus-state = WC2; 
break ; 
case WC2: bus-state = WC3; 
break; 
case WC3: bus-state = WC4; 
break; 
case WC4: bus-state = WCS; 
break; 
case WCS: bus-state = WC6; 
break; 
case WW1: if ((CDTSLOWS & othersigs) I I (BBUSYS & signals)) 
bus-state = WW1; 
else 
bus-state = WW2; 
break; 
case WW2: if (BURSTACS & signals) 
bus-state = WW3; 
else 
bus-state = WW4; 
break; 
case WW3: if (BURSTACS & signals) 
bus-state = WW3; 
else 
bus-state = WW4; 
break; 
case NR1: if (RDYS & othersigs) 
bus-state = NR2; 
else 
bus-state = NR1; 
break; 
case NR2: bus-state = NR3; 
break; 
case NW1: if ((CDTSLOWS & othersigs) I I (BBUSYS & signals)) 
bus-state = NW1; 
else 
bus-state = NW2; 
break; 
case NW2: bus-state = N W ~ ;  
break; 
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case NW3: if (RDYS & othersigs) 
bus-state = NW4; 
else 
bus-state = NW3; 
break; 
case LEN1: if(BURSTACS & signals) 
bus-state = LEN1; / *  BURSTAC = 1 * /  
else if (DREADYS & signals) 
bus-state = LEN2; / *  BURSTAC=O, DREADY = 1 * /  
else 
bus-state = LEN1; /* BURSTAC =O, DREADY=O*/ 
break; 
case LEN3: if ((CDTSLOWS & othersigs) I I  (BBUSYS & signals)) 
bus-state = LEN3; 
else 
bus-state = LEN4; 
break; 
case LEN4: bus-state = LENS; 
break; 
case LENS: bus-state = LEN6; 
break; 




void bus-cnt Lout ( 1 
{ 
signals = signals & MAINBUSCLR; 
othersigs = othersigs I BGTLWS; 
othersigs = othersigs & (-WRDRVS); 
signals = signals I CNALOWS; 
switch (bus-state) { 
case START: signals = signalslSTART0; 
othersigs = othersigs I WRDRVS; 
break; 
caee XACT: signals = signalslXACT0; 
othersigs = othersigs & (-BGTLOWS); 
break; 
case RC1: signals = signalelRC10; 
break; 
case RC2: signals = signalslRC20; 
signals = signals & (-CNALOWS); 
break; 
case RW1: signals = signals lRW10; 
break; 
case RW2: signals = signalslRW20; 
meoc = 0; 
mbrdy = 0; 
break: 
case RW3: signals = signalslRW30; 
brdy = 0; 
signals = signals & (-CNALOWS): 
break; 
case WC1: signals = signalslWC10; 
break; 
case WC2: signals = signalslWC20; 
mbrdy = 0; 
break; 
case WC3: signals = signalslWC30; 
mbrdy = 0; 
break; 
case WC4: signals = signalslWC40; 
mbrdy = 0; 
break; 
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case WCS: signals = signalslWC50; 
othersigs = othersigs I WRDRVS; 
break; 
case WC6: signals = signalslWC60; 
meoc = 0; 
crdy = 0; 
othersigs = othersigs I WRDRVS; 
signals = signals & (-CNALOWS); 
break ; 
case WW1: signals = signalslWW10; 
break; 
case WW2: signals = signals'lWW20; 
othersigs = othersigs I WRDRVS; 
break; 
case WW3: signals = signalslWW30; 
othersigs = othersigs I WRDRVS; 
break; 
case WW4: signals = signalslWW40; 
meoc = 0; 
crdy = 0; 
othersigs = othersigs I WRDRVS; 
signals = signals & (-CNALOWS) ;
break; 
case NR1: signals = signalslNR10; 
break; 
case NR2: signals = signalslNR20; 
meoc = 0; 
mbrdy = 0; 
break; 
case NR3: signals = signalslNR30; 
brdy = 0; 
break; 
case NW1: signals = signalslNW10; 
break; 
case NW2: signals = signalslNW20; 
break : 
case NW3: signals = signalslNW30; 
break; 
case NW4: signals = signalslNW40; 
meoc = 0; 
crdy = 0; 
signals = signals & (-CNALOWS); 
break; 
case LE!Nl: signals = signalslLE!NlO; 
break; 
case LE!N2: signals = signalslLEN20; 
crdy = 0; 
signals = signals & (-CNALOWS); 
break; 
case LEN3: signals = signalslLEN30; 
break; 
case LEN4: signals = signalslLEN40; 
mbrdy = 0; 
break; 
case LENS: signals = signalslLENS0; 
othersigs = othersigs I WRDRVS; 
break; 
case LEN6: signals = signalslLEN60; 
meoc = 0; 
crdy = 0; 
othersigs = othersigs I WRDRVS; 
signals = signals & (-CNAUIWS); 
break ; 
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i f  (MBRESETS & s i g n a l s )  { 
&state = DSTART;  
r e t u r n ;  
) 
s w i t c h  ( & s t a t e )  { 
case DSTART: i f  (WAITINGLOWS & s i g n a l s )  
d-state = DSTART; 
else 
&state = NC1;  
b r e a k ;  
case N C l : & s t a t e  = NC2; 
b r e a k ;  
case NC2:  i f  (GOS & s i g n a l s )  
i f  (CWRLOWS & o t h e r s i g s )  
d-state = NC3; /*GO=l;CW/R#=l;BBUSY=Xt/ 
else i f  (BBUSYS & s i g n a l s )  
&state = NC2; /*GO=l;CW/R#=O;BBUSY=lt/ 
else 
&state = NC3; /'GO=l;CW/R#=O:BBUSY=O'/ 
else i f  (CWRLOWS & o t h e r s i g s )  
d-state = NC2; /'GO=O;CW/R#=l;BBUSY=X'/ 
else i f  (BBUSYS & s i g n a l s )  
&state = NC2; /'GO=O;CW/R#=O;BBUSY=lf/ 
else 
&state = NC3; /*GO=O;CW/RI=O;BBUSY=O*/ 
b r e a k ;  
case N C 3 : C s t a t e  = NC4;  
b r e a k ;  
case NC4:  &state = NC7; 
b r e a k ;  
case N C S : & s t a t e  = NC8; 
b r e a k ;  
case N C 6 : L s t a t e  = NC4;  
b r e a k ;  
case N C 7 : i f  ( s i g n a l s  & WAITINGLOWS) 
&state = NC7; 
else i f  (NENELOWS & o t h e r s i g s )  
d-state = NC5; 
else i f  (CWRLOWS & o t h e r s i g s )  
i f  (GOS & signals) 
&state = NC6; 
else 
&state = NC7; 
else i f  (BBUSYS & s i g n a l s )  
d-state = NC7; 
else 
d-state = NC6; 
b r e a k ;  
case N C 8 : L s t a t e  = NC1; 
b r e a k ;  
d e f a u l t :  f p r i n t f ( s t d e r r : E R R O R  I N  DRAM I N P U T  R O U T I N E \ n m ) ;  
b r e a k ;  
) 
) 
void dram-out ( ) 
{ 
signals = signals & DRAMCLR; 
s w i t c h  ( & s t a t e )  ( 
case NC1:  signals = signals I NC10;  
b r e a k ;  
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case NC2: signals = signals I NC20; 
break; 
case NC3: signals = signals I NC30; 
break; 
case NC4: signals = signals I NC40; 
break; 
case NC5: signals = signals I NC50; 
break ; 
case NC6: signals = signals I NC60; 
break; 
case NC7: signals = signals I NC70; 
break; 
case NCB: signals = signals I NC80; 
break; 
case DSTART: signals = signals I DSTARTO; 
break; 






if (MBRESETS & signals) I 
rb-state = RBI; 
return; 
1 
case RB~:~~(cwRLOWS & othersigs) 
rb-state = RBI; 
else if (DREADYS & signals) 
if (LENS & othersigs) 
rb-state = RB10; 
else if (MCACHELOWS & othersigs) 
rb-state = RBI; /*CW/R#=O, DFSADY=l, LEN=O, MCACHE#=l*/ 
else 
rb-state = RB2; /*CW/R#=O, DREADY=l, LEN=O, MCACHE#=O*/ 
else 
rb-state = RBI; 
break; 
case RB2:rb-state = RB3; 
break; 
case RB3 :rb-state = RB4; 
break; 
case RB4:rb-state = RB5; 
break; 
case RB5:rb-state = RB6; 
break; 
case RB6 :rb-state = RB7; 
break; 
case RB7: rb-state = RBB; 
break; 
case RBB:rb-state = RB9; 
break; 
case RB9:rb-state = RBI; 
break; 
case ~~10:rb-state = RB11; 
break; 
case RB11:rb-state = RB12; 
break; 
case RBl2:rb-state = RB13; 
break; 
case RB13:rb-state = RBI; 
break; 
default: fprintf(stderr,'ERROR IN READ-BACK INPW STATE\nW); 
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break; 
void readbackout ( ) 
( 
signals = signals & READBCLR; 
switch (rb-state) ( 
case RBI: signals = signals I RB10; 
break; 
case RB2: signals = signals I RB20; 
mbrdy = 0; 
break; 
case RB3: signals = signals I RB30; 
brdy = 0; 
break; 
case RB4: signals = signals I RBQO; 
mbrdy = 0; 
break; 
case RB5: signals = signals I RB50; 
brdy = 0; 
break ; 
case RB6: signals = signals I RB60; 
mbrdy = 0; 
break; 
case RB7: signals = signals I -70; 
brdy = 0; 
break; 
case -8: signals = signals I -80; 
signals = signals & (-BBUSYS) ; 
mbrdy = 0; 
break; 
case RB9: signals = signals I RB90; 
signals = signals & (-BBUSYS); 
brdy = 0; 
crdy = 0; 
break; 
case -10: signals = signals I RB100; 
mbrdy = 0; 
break; 
case -11: signals = signals I RB110; 
brdy = 0; 
break ; 
case -12: signals = signals I RB120; 
nbrdy = 0; 
break; 
case -13: signals = signals I RB130; 
brdy = 0; 
crdy = 0; 
break ; 






static int counter; 
static int flag=O; 
othersigs = othersigs & (-RDYS); 
if ( !  (CADSLOWS & othersigs) ) 
othersigs = othersigs I ADWAITINGS; 
if ( !  (DADSLOWS & othersigs)) 
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signals = signals & (-WAITINGLOWS); 
else if ( !  (CADSLOWS & othersigs)) ( 
flag = 1; 
counter = DELAY; 
1 
else if (flag) ( 
counter = counter - 1; 
if (counter==O) ( 
othersigs = othersigs I RDYS; 
flag = 0; 
1 
1 
if ( !  (CNALOWS & signals)) ( 
othersigs = othersigs & (-ADWAITINGS); 
signals = signals I (WAITINGLOWS); 
othersigs = othersigs I CDTSLOWS; 
1 
if (MBRESETS & signals) 
signals = signals & (-MBRESETS); 
1 
int cpu-input ( ) 
( 
if (~~~ESETShsignals) 
c p ~ s t a t e  = 5; 
else ( 
/*check current state and inputs, go to next state * /  
switch (cpu-state) ( 
case 5: cpu-state = 2; 
break; 
case 0: if (CNALOWS&signals) 
cpu-state = 0; 
else 
mu-state = 1; 
break; 
case 1: cpu-state = 2; 
break; 
case 2:if (CWRLOWS&othersigs) 
cpu-state = 3; 
else 
cpu-state = 0; 
break; 
case 3:cpu-state = 4; 
break; 
case 4:cpu-state = 0; 
break; 
case 6: cpu-state = 7; 
break; 
case 7:cpu-state = 8; 
break; 
case 8:cpu-state = 9; 
break; 
case 9:cpu-state = 10; 
break; 
case l0:cpu-state = 11; 
break; 
case 1 1 : ~ ~ - s t a t e  = 12; 
break; 
case 12: return(0) ; 
break; 
default : fprintf(stderr, 'ERROR IN CPU INPUT\nm); 
1 
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1 /*end else * /  
/*take state info and make appropriate changes * /  
switch (cpu-state) { 
case 5:othersigs = othersigs & CPUCLR; 
othersigs = othersigs I MCACHELOWS I W E L O W S  I 
CADSLOWS I DADSLOWS I DRAMLOWS; 
break; 
case 0: case 6: case 7: case 8: case 9: case 10: case 11: case 12: 
othersigs = othersigs I CADSLOWS I DADSLOWS; 
break; 
case 1:othersigs = othersigs I DRAMLOWS I MCACHELOWS I NENELOWS; 
othersigs = othersigs & (-LENS); 
break; 
case 3: othersigs = othersigs I CADSLOWS I DADSLOWS; 
break; 
case 4: othersigs = othersigs & (-CDTSLOWSI; 
break; 
case 2: othersigs = othersigs & CPUCLR; 
switch (transferlinst-count]) { 
case DONE: othersigs = othersigs I Ox13F: 
cpu-state = 6; 
break; 
case CACHEREAD:othersigs = othersigs I NENELOWS; 
break; 
case CACHEWRITE: othersigs = othersigs I NENELOWS I CWRLOWS; 
break: 
case SINGLEREAD: othersigs = othersigs I NENELOWS I MCACHELOWS; 
break; 
case SINGLEWRITE: othersigs = othersigs I NENELOWS I MCACHELOWS I CWRLOWS; 
break; 
case LENREAD: othersigs = othersigs I LENS I MCACHELOWS I NENELOWS; 
break; 
case LENWRITE: othersigs = othersigs I LENS I MCACHELOWS I CWRLOWS I NENELOWS; 
break; 
case NODRAMREAD: othersigs = othersigs I NENELOWS I MCACHELOCJS 1 DADSLOWS I 
DRAMLOWS; 
break: 
case NODRAHWRITE: othersigs = othersigs I NENELOWS I MCACHELOWS I DADSLOWS I 
DRAMLOWS I CWRLOWS; 
break; 
case NCACHEREAD: othersigs = othersigs; 
break; 
case NCACHEWRITE: othersigs = othersigs I CWRLOWS; 
break; 
case NSINGLEREAD: othersigs = othersigs I MCACHELOWS; 
break; 
case NSINGLEWRITE: othersigs = othersigs I MCACHELOWS I CWRLOWS; 
break; 
case NLENREAD: othersigs = othersigs I LENS I MCACHELOWS; 
break; 
case NLENWRITE: othersigs = othersigs I MCACHELOWS I LENS I CWRLOWS; 
break; 
default:fprintf(stderr,'ERROR IN INSTRUCTION DECODE\nm); 
1 
inst-count = inst-count + 1; 
break; 
default:fprintf(stderr,'ERROR IN CPU STATE\nn); 
1 
return ( 1 ) ; 
1 
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6.2.2 File: 0utput.c 
I' 
* This file contains the routines that takes care of the output 
* Manipulation. The variable clock is defined in this file. 
' / 
int clock = 0; 
int record[NUMSIGNALS+OTHERSIGS] [MAXCLOCKSI ; 
int transfer[NUMTRANS]; 
FILE 'address; 
char *signalnames[NUMSIGNALS+OTHERSIGS] = {'AVAILA#\t','AVAILB#\tm. 








int recordsignals ( ) 
( 
unsigned long checkit; 
int i; 
checkit = AVAILAS; 
if (clock >= MAXCLCCKS) 
return(0) ; 
for (i=O; i<NUMSIGNALS; i++) { 
if (checkit & signals) 
record[i] [clock] = 1; 
else 
record[il [clock] = 0; 
checkit = checkit s> 1; 
1 
checkit = WRDRVS; 
while (i < (NUHSIGNALS + OTHERSIGS)) 
if (checkit & othersigs) 
record[i] [clock] = 1; 
else 
record[i] [clock] = 0; 
i++; 
checkit = checkit >> 1: 
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? 
int memoxytrans(fi1ename) 
char f f ilename; 
{ 
int i=O; 
address = fopen(fi1ename;r') ; 
if (address == NULL) { 
fprintf (stderr, 'FILE DOES NOT EXIST\nm) ;
exit (0) ;
1 
while ((fscanf(address,'%d\nD,&transfer[i1) !=EoF)&(~<NuMTRANS)) { 
i = i+l; 
1 
int output ( 1  
{ 
int i, j; 
printf ('MEMORY STREAM: ' 1  ; 
i = 0; 
while (transferfil ) { 
switch(transfer[il) { 
case CACHEREAD: printf ( 'cache read; ' ; 
break; 
case CACHEWRITE:printf('cache write; ' ) ;  
break ; 
case SINGLEREAD:printf('l read; ' ) ;  
break; 
case S1~G~mITE:printf ('1 write; ' ) ;  
break; 
case LENREAD:printf('len read; ' 1 ;  
break; 
case LENWRITE:printf('len write; ' ) ;  
break; 
case NODRAHREAD:printf('I/O read; ' ) ;  
break; 
case NODRAMWRITE: printf(.I/O write; ' ) ;  
break; 
case NCACHEREAD:printf('near cache read; ' ) ;  
break; 
case NCACHEWRITE:printf(.near cache write; ' ) ;  
break; 
case NSINGLEREAD:printf('near 1 read; ' ) ;  
break; 
case NSINGLEWRITE:printf(.near 1 write; ' ) ;  
break; 
case NLENREAD:printf('near len read; ' ) ;  
break; 





for (irO; ~<(NuMsIQNALS+OTHERSIGS); i++) { 
printf ('Qs\t', signalnames [il ) ; 
for (j=O; j < clock; j++) 
printf('%d ',record[il[jl); 




This appendix contains a cross reference of the signal names. The input index shows 
all of the pages where the signal is shown on a diagram as an input and the output 
index shows all of the pages where the signal is shown on a diagram as an output. 
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1.0 SYSTEM OVERVIEW 
The basic requirement of this project was to develop a general 
purpose computing platform based on an advanced architecture RlSC 
(Reduced Instruction Set Computer) microprocessor. The project 
involved designing a core processing unit featuring a RlSC CPU, FPU 
support, cache, RAM, and ROM. Design constraints existed which 
included the following: a minimum of 4 megabytes dynamic or static 
RAM, a minimum of 256 kilobytes of bootstrap EPROM, a minimum of 32 
kilobytes of cache memory, and floating point support which could be 
integrated with the CPU. 
A block diagram of the design which was developed to meet these 
constraints can be seen in Figure 1. The processing core is based on a 
Motorola 881 00 RlSC microprocessor with two Motorola 88200 
cache/memory management units. 'The RlSC microprocessor has a 
number of features which make it a desirable processing unit. Some of 
these features include the following: on chip floating point support 
(including multiply and divide), separate data and instruction memory 
ports (Harvard-type architecture), cache support through separate 
cache memory management units (MC88200), and a 20 MHz one-tick 
clock. Each MC88200 cache/memory management unit provides 
demand-paged virtual memory management with 16Kb of high-speed 
cache memory. Furthermore, memory management performance is 
increased in the MC88200 by the inclusion of two address translation 
caches which provide zero-wait-state address translation. The 
MC88200 also includes a non-niultiplexed, pipelined processor bus (P 
bus) interface and a multiplexed memory bus (M bus) interface for 
communication with external memory and I/O devices. 
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As mentioned previously, this design uses two MC88200 
cache/memory management units (CMMUs) to provide the minimum 32Kb 
of cache memory. One MC88200 is connected to the instruction port of 
the P Bus to provide quick access to recently used instructions. The 
second MC88200 is connected to the data port of the P bus and provides 
fast access to recently accessed data. Both CMMUs use a bus snooping 
protocol for maintaining cache coherency. They also support atomic 
access to semaphores for support of multiprocessing systems. 
Besides the CPU and cache units, additional circuitry exists to 
provide support for M bus arbitration, CMMU initialization, system 
status interfacing, reset, and interrupt control. These functional units 
provide the glue logic necessary for the processor and CMMU units to 
communicate over the M bus with external elements such as dynamic 
RAM (DRAM), EPROM, and the interrupt controller. 
Memory bus arbitration was necessary to eliminate problems of 
contention between the two CMMUs and any other devices which might 
be potential M bus masters. 'The arbitration logic was designed so that 
the highest priority is given to the instruction CMMU so that the 
instruction pipeline of the processor stays filled. 
The interrupt controller is an eight device interrupt controller. 
The controller produces a three bit binary number which corresponds to 
the index of the highest priority requesting device. The processor can 
read this number to determine an interrupt vector for a particular 
device. This provides very flexible interrupt support. 
Memory requirements are met with 4Mb of static column dynamic 
RAM supporting burst mode accesses with 4 wait states. Column mode 
access allows burst read/write line fill operations from both caches. 
RlSC Microprocessor System Design - Schrnottlachf Fred ine Section 1 
EPROM support consists of 256Kb of cache inhibited bootstrap EPROM 
attached to the memory bus with a four cycle access time. The system 
status interface allows the DRAM, EPROM, and other M bus devices to 
communicate with the CMMUs by way of handshaking signals and other 
system status signals. 
Reset and CMMU initia.lization circuitry was included in this 
design so that both the processor and CMMU units could be started or 
restarted in a known state. Circuitry in the reset logic ensures that 
the reset signal is properly synchronized with the system clock. 
The functional units which were briefly men,tioned form the RlSC 
processing platform in our design. A detailed description of the 
operation and implementation of each functional unit can be found 
starting in Section 3.0 of this report. 
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2.0 DESIGN RATIONALE 
This section presents the design philosophy which was used in 
the development of the RlSC Microprocessor System Design. Included is 
a discussion of why a particular set of parts was chosen over others 
and the tradeoffs which motivated these choices. This discussion will 
focus mainly on the important pieces of hardware which determined the 
overall system architecture. Included is the design rationale behind 
the choice of CPU, cache, RAM, and EPROM. 
The overall design philosophy for this project was to keep things 
relatively simple and straightforward. Since the design experience of 
this team was rather limited, the approach taken was that by keeping 
things simple and applying known techniques, a design could be 
implemented which would be robust and likely to work correctly. A 
more complex approach could have been taken in an attempt to achieve 
the highest possible performance, b ~ ~ t  the validity of the resulting 
design may have been questionable. In many respects, this project was 
a true learning experience for the members of this team. 
2.1 RlSC CPU 
The choice of a particular RlSC microprocessor was not difficult 
to make. There are probably no more than a dozen RlSC 
microprocessors readily available from major manufacturers. 
Furthermore, most of the processors are comparable in the scope of the 
functions they provide on-chip. Since this is the first real design 
project which the members of this team have been involved, the choice 
of a particular microprocessor was based to a good extent on which 
microprocessor had the best support/application literature available. 
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Because this design was required to be completed in about seven 
weeks, how quickly literature could be obtained also became of some 
importance. 
The RlSC microprocessor chosen to meet the aforementioned 
criteria was a 20 MHz Motorola 88100. The documentation for this 
processor arrived fairly quickly and it was found to be quite generous 
in terms of application notes available. Another advantage of this 
processor is that a number of the design constraints were met by on- 
chip support of major floating point operations and the availability of a 
sister chip, the MC88200, to support the cache and memory 
management requirements. In strictly hardware terms, the MC88100 
required little in the way of additional circuitry to allow it to be 
interfaced with the MC88200 properly. 
One possible drawback with the MC88100 is the need for external 
cachelmemory management support. In contrast with Intel's i860 
which has on-chip cache and memory management support, 'the 
MC881001MC88200 combination requires more board space to 
implement similar features. This could become critical in a design 
with board sizing constraints. Since board sizing was not a constraint 
for this design, it really did not have an impact on our computing 
platform. 
2.2 CACHEIMEMORY MANAGEMENT 
Once it was decided to use the MC88100 as our RlSC processor, 
the obvious step was to use 'the MC88200 as the cachelniemory 
management unit. Since it was designed specifically for use with the 
MC88100, interfacing it with the processor was simple. Furthermore, 
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by using two MC88200s, the design constraint of 32Kb of fast cache 
was met. The chip also presented a straightforward interface to the 
memory bus. This helped simplify that portion of the design. 
2.3 DYNAMIC RAM 
In order to meet the requirement that the RlSC microprocessor 
design support 4Mb of random access memory, this team chose to do a 
dynamic RAM (DRAM) design. Initially we considered the option of using 
dense static RAM to meet the constraint. This would have simplified 
the RAM portion of the design but power requirements of the static RAM 
were deemed too extreme. Furthermore, a DRAM design can be 
implemented at a far lower cost than a comparable static RAM design. 
By choosing to use dynamic RAM as the main memory element, the 
level of difficulty of the design increased a good deal. Dynamic RAM 
requires continual refreshing due to capacitor leakage. Therefore, 
circuitry must be included in any dynamic RAM design to periodically 
interrupt memory accesses and refresh the dynamic RAM. The dynamic 
RAM chosen for this design is the Hitachi HM57100. This chip is a 1 
megabit X 1 bit high speed dynamic RAM and hence our design required 
32 of these chips to meet the 4 Mb memory requirement. The features 
of this chip which make it so attractive is the fact that is has a fast 
access time (35 ns), supports eight bit static column mode, has non- 
multiplexed address lines, and most importantly, provides automatic 
refresh. What Hitachi calls automatic refresh is actually an input 
signal (RFSH*), which when asserted with the chip enable, will cause a 
row in the chip to be refreshed. It is not required to input the refresh 
address from the address pins, as it is generated internally. With this 
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feature, only an external counter is needed to keep track of the time 
interval between refreshes so that a signal can be generated to notify 
the DRAM state machine 'that a refresh must be scheduled. 
The RFSH' input signal and the non-multiplexed address lines of 
the DRAM chip helped reduce ,the complexity of the DRAM controller 
circuitry. The static column access mode helped to reduce the access 
time when doing a cache burst mode access. Although column mode was 
used, access time during burst mode transfers with the cache required 
four wait states. This mediocre performance can be attributed in part 
to inexperienced DRAM controller designers. A potential drawback of 
the chip is the fact that 32 of the chips are needed to meet the memory 
requirement. Fortunately, the chip is packaged in a 28 pin zip package 
which helped reduce the board space required by the chips. 
In summary, a dynamic RAM design was chosen over a static RAM 
design on the basis of power consumption and cost. Due to the choice 
of DRAMS, however, a penalty was paid in increased complexity and 
diminished performance. 
2.4 EPROM 
The EPROM chosen for this project is a chip made by Hitachi. The 
Hitachi HN27C1024HG-10 is a 64K X 16 bit CMOS UV erasable 
programmable ROM. This chip was chosen because it has a fast access 
time (100 ns) and two chips satisfy the 256Kb EPROM requirement. 
These chips required a minimal amount of control circuitry and the 
bootstrap EPROM was designed to be cache inhibited. This decision was 
made on the basis that the EPROM would only be accessed during 
startup and would not be accessed thereafter. Therefore, we chose to 
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take an access time penalty at startup in order to reduce circuit 
complexity of the EPROM module. 
2.5 MSIISSI LOGIC AND PALS 
The glue logic (both MSI and SSI parts) used in this design are 
predominantly F series logic devices. The characteristics of the F 
series logic devices which make them so attractive to this design are 
their high speed, output drive capability, and low power consumption. 
High speed Programmable Array Logic (PAL) is used to replace a number 
of SSI logic devices, particularly in applications which require low 
propagation delays. Furthermore, a single PAL can often be used to 
replace a number of SSI devices and thereby reduce chip count. PALS 
are also used in the implementation of the state macliines needed in the 
DRAM and EPROM control logic. 
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3.0 DESIGN NARRATIVE 
This section will provide a reasonably detailed description of 
how our RlSC microprocessor design operates. The operation of each 
functional block of the hardware will be covered in some depth. 
3.1 P BUS INTERFACE 
In this design the MC88100 microprocessor is connected to two 
MC88200 memory managementlcache chips via the processor bus - 
more commor~ly referred to as the P bus. The MC88100 and the two 
MC88200 (CMMU) chips are connected to the P bus in a Harvard style 
architecture; that is one CMMU provides data to the CPU while the other 
CMMU provides instructions. Both CMMUs are connected to the MC88100 
so that they provide memory management and control caching of data or 
instruction operands, depending on the function of the CMMU. Each 
CMMU provides a 16Kb, four-way, set-associative physical cache for a 
total of 32Kb of cache. 
As mentioned previously, the data CMMU is connected to the P bus 
to provide memory management and control caching of data operands 
(see Figure 2). The data P bus connecting the MC88100 to the data 
CMMU provides addressing information on the data address bus. Only 
thirty address bits are required since every memory access is assumed 
to be word (32 bit) aligned. It is possible to make individual byte and 
half-word selections using the MC88100 byte enable output signals. 
The data bus connecting the MC88100 and the data CMMU allow 
bidirectional data transfer. The supervisor/user signal (S/U*) 
differentiates between supervisor and user space. The DLOCK* signal 
works in conjunction with the xmem instruction to implement an 
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atomic loadistore operation for semaphore support. Reply inputs (DR1- 
DRO) on the MC88100 indicate the status of a memory access during the 
reply phase of a bus transaction. Possible replies include reserved, 
successful memory transaction, memory wait, and transaction fault. 
External pullup resistors are attached to each reply signal so that if a 
CMMU fails to respond to a transaction, a fault is indicated to the 
MC88100. 
The connections between the instruction CMMU and the MC88100 
are similar to the P bus connections of the data CMMU. A couple of 
differences, however, do exist. First, the instruction CMMU is read only 
with instructions supplied to the MC88100 over the instruction bus 
(C31-CO). The R/W' line of the instruction CMMU is pulled high through 
a 10KR resistor to indicate to the CMMU to source instruction 
information. Additionally, the DLOCK' signal is also pulled high 
because atomic load and store operations do not exist in the instruction 
CMMU. 'The CSiU* line of the MC88100 is connected to the SiU' line of 
the instruction CMMU to differentiate between user and supervisor 
instructions. The CFETCH line of the processor is connected to all four 
byte enables of the CMMU since all instructions are 32 bits in length. 
Similar to the data CMMU, the P bus reply signals (CR1-CRO) are pulled 
LIP through 10KR resistors to indicate a fault condition if there is no 
reply from the instruction CMMU. 
The basic system configuration used in this design allowed the P 
bus chip select (PCS') signals to be grounded on both the instruction 
and data CMMUs. The PCS' signal is intended to direct a P bus access 
to a particular MC88200 when more than one MC88200 resides on the 
instruction or data P bus. Since this design only uses one MC88200 on 
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each P bus, the PCS* signal can simply be grounded. Because the 
MC88200 and MC88100 were designed by Motorola to work together, no 
design was required on our part to interface the three devices. P bus 
timing is not included in this document but can be found in the 
literature made available by Motorola. In particular, the MC88100 RlSC 
MICROPROCESSOR USER'S MANUAL and MC88200 CACHUMEMORY 
MANAGEMENT UNIT USER'S MANUAL contain P bus timing information. 
3.2 M BUS ARBITRATION 
The M bus arbitration circuitry for this design is straightforward 
and relatively simple. Figure 3 depicts the arbitration scheme used to 
control which CMMU takes control of the M bus. Arbitration begins 
when one of the CMMUs asserts the bus request (BR) signal. 'This signal 
is inverted through a 74F622 open collector inverter and effectively 
generates the arbitration busy (AB*) signal. This signal is used to 
indicate bus contention is occurring and it may prevent the other CMMU 
from generating a bus request. 'The BR signal is also used to generate 
the bus grant (BG) signal on the instruction CMMU. Since the bus grant 
signal is generated by the bus request signal on the instruction CMMU, 
this CMMU is assigned the highest priority while the data CMMU has a 
lower priority. The instruction CMMU is given the highest priority so 
that the instruction pipeline is always filled. The bus grant signal is 
only recognized if the M bus is not already busy. Only one device at a 
time can receive a bus grant signal. 
After the CMMU issuing the bus request receives a grant signal, it 
generates a bus acknowledge (BA) signal. This signal is asserted 
throughout the menlory transaction and allows the CMMU to accept and 
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maintain bus ownership. The bus busy (BB*) signal is an input signal to 
the MC88200 CMMUs which indicates that some device is currently the 
M bus master. This signal is used as a qualifier to the bus grant signal. 
In this design the bus acknowledge signal passes through an open 
collector 74F622 inverter and generates the bus busy signal. The lines 
generating the AB* and BB* signals need 500R pullup resistors in order 
to pull high the open collector outputs of the 74F622 inverters. Figure 
4 shows a sample timing diagram of a bus request, grant, and 
acknowledge in order to clarify this discussion. 
3.3 ID INITIALIZATION 
Whenever the reset signal (RST2') is active the two MC88200 
CMMUs read the logic levels on the local status (ST3-STO) pins, the tag 
monitoring (TMO) pin, and the trace (TR1-TRO) pins as part of an 
initialization cycle. The reset signal is asserted during two instances: 
system powerup and externally initiated warm reset. Figure 5 shows 
the connections necessary to give each CMMU a unique identification 
base address. Each CMMU must have a 4Kb page associated with it 
where various status registers can be placed so that system software 
can interface properly with the cache and memory management units. 
All CMMU registers have a base address of $FFFxx000 where xx is an 
eight bit CMMU ID. As can be seen in Figure 5 .the instruction CMMU is 
initialized to be located at $FFF7F000. All seven pins (STO, ST1, ST2, 
ST3, TMO, TRO, and TR1) are pulled up through 1OKR pullup resistors 
giving $7F as the base register offset. Likewise, the data CMMU is 
initialized with a base register offset of $7E (Pin TR1 pillled down) 
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giving an ID base address of $FFF7E000. Therefore, after initialization, 
each CMMU will effectively have a 4Kb page assigned to it. 
3.4 SYSTEM STATUS INTERFACE 
Figure 5 shows the connections necessary to implement the 
status signals for the CMMUs. These signals consist of the M bus local 
status (ST3-STO) and M bus system status ('SS3-'SSO) lines. The 
local status signals, ST3-STO, indicate the local M bus status when the 
MC88200 is being accessed as a slave device (i.e. CMMU register 
access) or when the MC88200 is snooping a global M bus transaction. In 
our microprocessor design, the signals are buffered and inverted with 
74F622 open collector gates to generate ,the system status lines. The 
ST3-ST0 signals function as inputs during reset. On negation of the 
reset signal the ST3-ST0 signals are used to initialize the CMMU ID 
register (see 3.3 ID INITIALIZATION). 
The M bus system status (SS3'-SSO') lines carry the response 
generated by an M bus slave device during the MC88200 request and 
data phases. Devices which operate as slave devices in our design 
include the EPROM, DRAM, and interrupt controller modules. Responses 
which can be transmitted to the master CMMU include error, retry, 
wait, and end of data or phase completion signals. Pullup resistors are 
needed on the system status lines because in general, the response 
signals of the slave devices are local status signals inverted through a 
74F622 open collector inverter. 
3.5 DRAM MODULE 
The DRAM module is controlled by a state machine (shown in 
Figure 6) drivirlg outputs distributed over three PALS ( see Sections 
119 
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5.2.2, 5.2.3, and 5.2.4). The main circuitry is shown in Figures 7, 8, and 
9. Upon start up or reset, the state machine is put into state #0, the 
idle state. When BB* is detected as active, the values on the AD lines 
and C2 (RD) are latched. AD2 and AD3 are loaded into the counter so the 
address can be incremented later. The machine then advances to state 
# l .  
Once in state #1 the byte select lines are latched, the 
appropriate chip enables are activated, and OE* and WE* are set. Also 
the transceiver controlling data direction to the memory chips is 
enabled. Finally a wait signal (DSTALL) is generated. All signals in 
state # I  are "ANDEDw with the DRAM enable signal because the state 
machine always advances to state #1 without knowing if DRAM will be 
accessed. If a DRAM access is to occur as indicated by the DRAM enable 
signal, the state machine advances to state #2. Otherwise it ret~~rns to 
state #1 and waits for the next M bus transaction to begin. 
In state #2, the valid read and write state, the data direction is 
set up on the transceiver and the first valid data is available to be read 
or written. In the case of a write, the BALE* signal is as,serted to 
latch the data from the CMMU. COLCNT is activated in state #2 so tliat 
the address will be incremented with the next rising edge of the clock. 
If the LDT signal is asserted at this time the last transac:tion has 
occurred and the machine returns to state #I .  Otherwise, advancement 
to state #3 occurs. 
State #3 is a wait state. Here DSTALL is again asserted and the 
address increments. In the case of a write to memory, WE* is negated 
for the first half of the clock cycle to avoid corrupting data stored at 
intermediate addresses which may appear while the address is being 
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incremented. The next state is always state #2 where the actual read 
or write will occur. Cycling between states #2 and #3 continues until 
LDT is asserted. 
The timing for reads and writes of DRAM are shown in Figures 10 
and 11. Timing for a cache line fill is shown and the timing for a single 
access can be extracted by eliminating the six cycles before the last 
S2 cycle. 
A final note on read and write of the DRAM during the xmem 
instruction is in order. The xmem instruction will cause the state 
machine to return to state #O after the first time through state #2. 
The problem that arises is that the CMMU will not give up the bus. The 
BB* signal will remain active, but in the data phase, not the address 
phase as expected. For this reason, advancement to state # I  is 
qualified with the address phase (AP) signal to insure a valid address 
phase has occurred. 
The final function of the state machine is to refresh the DRAM as 
needed. The refresh circuitry in Figure 12 generates a refresh request 
(RFRQ*) every 7.25 microseconds which is less than the 512 cycles 
necessary every 4 milliseconds to protect against unforeseen latency 
in refreshing the chips. When in state #O the controller proceeds to 
state #4 where it asserts RF* and DSTALL. The next rising edge of the 
clock while RF* is asserted negates the RFRQ* signal. State #5 is 
next, where RF*, all DRAM chip enables, and DSTALL are all asserted. 
This completes the refresh cycle. At the end of state #5, if BB* and 
DRAM are asserted while AP is negated, the next state will be state # I  
which will avoid the unnecessary return to state #O. Otherwise the 
next state is #O. Timing for both cases is shown in Figure 13. 
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3.6 EPROM MODULE 
The EPROM module is implemented in a very straightforward 
manner. Two Hitachi HN27C1024HG-10 64Kb X 16 bit EPROMs with 100 
nanosecond access time were used to meet the required 256Kb of 
bootstrap ROM. A programmable logic device was used to generate all 
the necessary control signals needed by the design. The EPROM module 
can be seen in Figure 14 along with a sample timing for a read access 
in Figure 15. 
Perhaps the most important element in the EPROM design is the 
PAL used to generate various signals. The PAL can be seen in Figure 9 
while the equations for the signals can be found in Section 5.2.1. A 
state machine is implemented in the PAL which generates wait states 
necessary to compensate for the slow access time of the EPROMs. The 
state machine diagram can be seen in Figure 16. Two wait states are 
generated to support the 100 ns access time of the EPROMS. The state 
machine has four states and branches out of state #O (thus beginning an 
EPROM access) when three conditions are met. Internally, a signal, 
ROMSEL, is asserted if the system addressldata lines select an address 
within the EPROM space. When this signal is asserted along with bus 
busy (BB*) and the M bus control signal C2 (indicating read ), the state 
machine moves to state # I .  'The remaining states (#1 - #3) are entered 
on every clock cycle. The ROMSTALL signal is asserted in states # I  and 
#2 and is sent through a 74F622 open collector inverter to generate a 
wait signal on SSl*. In states #1 - #3 the EPROM enable signal 
(ROMEN*) is generated to turn on the EPROMs and output buffers. During 
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the transition from state #3 back to state #O the EPROM is read by the 
M bus master and the EPROMs and buffers are deselected. 
The EPROM module does not support burstfcache line fill 
operations. This minimizes the hardware necessary to implement the 
EPROM module. F~~rthermore, the tradeoff in performance is minimal 
when you consider the EPROM is usually accessed during startup and 
hence is not active under most circumstances. 
3.7 INTERRUPT CONTROLLER 
The interrupt controller can be seen in Figure 17. The basic idea 
of the controller is to allow multiple interrupting devices to exist even 
though the MC88100 only has one interrupt input. When an interrupt 
occurs it is latched and the latched output drives an input of a priority 
encoder. When any of the inputs to the encoder are active the INT* 
signal is activated, inverted through a PAL (see section 5.2.2) and sent 
to the MC88100. A read of address $FFFC0000 allows the outputs of 
the priority encoder to be read. Based on the value read, the 
interrupting device is identified and appropriate action can be taken. 
Writing the value read from interrupt controller back to $FFFC0000 
will clear the corresponding interrupt flag. Timing for the read and 
write cycles of the interrupt controller can be seen in Figure 18. In 
general, this controller not only maps multiple interrupting devices 
into one interrupt line ,but also allows prioritizing of the interrupting 
devices. 
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3.8 RESET CIRCUITRY 
The reset circuitry for our design was gleaned from the MC88100 
RISC Microprocessor User's Manual. The reset circuit provided in *the 
application notes met all of our design requirements and instead of re- 
inventing the wheel, we borrowed the design. Figure 19 shows the 
reset circuit and all the signals which it generates. The circuit 
generates three reset signals (RST3'-RSTI*) and three phase lock loop 
enable (PLLEN) signals allowing separate signal connectior~ to each 
MC88200 and the MC88100. By generating multiple signals the effects 
of capacitive loading on any one signal can be reduced. Besides 
generating the reset and phase lock loop signals during powerup 
operations, the circuit also provides a debounce reset switch for 
subsequent resets. 
The reset circuit works as follows. Two LM393 voltage level 
comparators use a voltage divider network to generate reference 
voltages for the negative input of the comparators. This input is 
compared to a resistor-capacitor (RC) voltage ramp-up. The reference 
voltage used in the generation of the PLL signal is set at a lower level 
than the reset voltage level. By doing this the PLLEN signal can 
transition to logic high before the RST' signal negates. The length of 
time the reset signal is asserted is co~itrolled by the RC voltage ramp- 
up time delay through a 200KQ resistor and a 6.8 yF capacitor. 
The outputs of the LM393 are synchronized through a 74F374 D- 
type flip flop. The transition times of the PLL and reset signals are 
asynchronous in relation to the system clock. As a result, it is 
possible that a metastable condition can occur in the 74F374. In order 
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to eliminate this potential problem, the RESET* and PLL signals are 
passed through the 74F374 twice to create a two stage synchronizer. 
The first stage may go metastable but by the time it comes out of the 
second stage, the signal should be synchronized with the system clock. 
By synchronizing these signals, all the devices which use .the PLLEN and 
RESET* signals in the system will start execution from ,the reset 
condition at the same time. 
3.9 WATCHDOG LOGIC 
There are two cases where our interface logic will assert the 
SS3' (error) signal. 'The first is the case where an unused area of the 
address map is accessed. The second involves the watchdog timer. 
Figure 20 depicts the circuitry and VMA* is a signal generated in an 
address decode PAL (Section 5.2.5). 
The RAM and EPROM modules are the only ones which generate 
wait states. For this reason, whenever an access to either of these 
modules occurs the watchdog timer is enabled. As long as a wait state 
is not entered the watchdog is loaded with the value twelve because 
WDRST* will be active. When a wa.it state is entered the watchdog will 
begin counting in the following cycle because of the delay in latching in 
SSI*. If more than three consecutive wait states are encountered the 
carry out of the counter goes active. In turn, the status signal SS3' is 
asserted indicating an error to the MC88100. Assertion of SS3' will 
activate WDRST* at the next rising edge of the clock and the watchdog 
timer is reset. This circuit prevents a faulty wait signal from locking 
up the entire system. 
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3.10 ADDRESS DECODEIMEMORY MAP 
'The layout of system memory can be seen in Figure 22. PALS are 
used to decode the address lines of the M bus in order to select the 
desired regions. The PAL containing the state machine for the EPROM 
also does the address decoding to select the EPROM module. 'The EPROM 
decode was separated from the other decoding PAL because it uses 
AD19-AD31 directly instead of the latched lines QA19-QA31 used in 
the other decoding PAL. The reason for this arrangement was a need for 
faster decode of the EPROM space. 
The bootstrap EPROM is allocated a 512Kb space allowing an 
EPROM image to exist in the upper region of the 512Kb block ($40000 - 
$7FFFF). 'The address range from $80000 to $3FFFFF is unused and any 
attempt to access this region will cause the watchdog circuitry to 
signal an error. The 4Mb of RAM is located from $400000 to $7FFFFF. 
Above the RAM, from $800000 to $FFEFFFFF is unused address space 
which again causes an error signal to be generated if it is accessed. 
Space for the CMMU control registers are allocated from 
$FFF00000 to $FFF7FFFF. Each CMMU requires a 4Kb page to be reserved 
for its registers. Since there are only two CMMUs used in this design, 
only 8Kb of this space is actually used for CMMU registers. The 
remaining space is reserved for future CMMU expansion. 
The space ranging from $FFF80000 to $FFFFFFFF is reserved for 
memory mapped I10 and the interrupt controller. This area of the 
address space should be set as cache inhibited to force M bus 
transactions. The interrupt controller is addressed in the I10 space 
with address bit 18 high, $FFFC0000. This leaves a good deal of 
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flexibility in how 110 devices could be addressed in an expanded 
system. Semi-partial address decoding could be used in this address 
space with the number of registers allocated to each I10 device 
completely free to be chosen at a later time. 
3.1 1 DECOUPLING CAPACITORS 
In an effort to minimize the noise inherent in high speed 
switching digital systems, it was decided that decoupling capacitors 
would be added between the power and ground lines of each chip. A 
value of O.1pF seemed to be a good value accordirlg to the literature 
describing the various components in our system. Also it appeared a 
tantalum type capacitor would be more effective than some other types 
of capacitors. 
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4.0 PROJECT SUMMARY 
Without question, the RlSC Microprocessor System Design was an 
excellent learning opportunity. Both members of this design team 
learned a great deal in the process of researching, designing, and 
assembling this project. Prior to this experience, all of our design 
efforts had been applied to strictly functional, block level designs 
without concerns for timing parameters, propagation effects and other 
real world phenomena. As a result, we were a bit reluctant to 
undertake this project given its apparent magnitude. In the end, 
however, we feel we have come up with a solid design. 
Although we believe our efforts resulted in a viable design, given 
a second chance and enough time to do another iteration, additional 
improvements could be realized. Probably the poorest performing 
module in our design which could benefit from a redesign would be the 
DRAM memory module. As it now stands, a burst mode read (i.e. cache 
line fill) requires four wait states and consumes nine clock cycles. 
'This is very mediocre performance for an otherwise high performance 
system. performance might be improved by using dynamic RAM 
utilizing other accessing modes (like nibble or fast page mode). The 
state machine we designed might also lend itself to optimization in 
order to improve performance of the memory system. One thing was 
learned in the process of developing the dynamic RAM controller - it is 
not a trivial task that should be taken lightly. 
Another feature that might be added to our design in order to 
improve performance would be the inclusion of additional cache. The 
MC88100/MC88200 interface is very flexible and it does not require 
much addi.tional hardware to actually increase the cache size. Such a 
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move would have the potential of increasing the hit ratio in the data 
and instruction caches and thus improve system performance. 
A final factor which would have benefited from additional time is 
overall system reliability and cost. If there had been more time, 
research to find optimal parts for given tasks may have resulted in a 
lower chip count and possibly a more ~ O ~ I J S ~  design. Since the members 
of this team did not really know what technology was available, it was 
difficult to make a choice of what exactly was the right part for an 
application. 'The general philosophy was to pick a fast part, 'which may 
have lead to unnecessarily fast and expensive parts in places. In 
essence, we lacked design experience and extra time may have helped 
alleviate this problem. 
Overall, this design project was a success - especially as an 
educational tool. A great deal was learned alone in the countless hours 
spent wading through data books and examining obscure timing 
diagrams. It served as a perfect vehicle to acquaint two inexperienced 
engineers to the black art of computer hardware design. 
I 
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5.0 DESIGN DOCUMENTATION 
The following sub-sections contain design documentation 
pertaining to the overall RlSC microprocessor system design. 
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5.1 SIGNAL GLOSSARY 
Si nal Name g L D e s c r l p t i 0 . n  
ABE' DRAM Module Transceiver enable 
ABOE' DRAM Module Transceiver output en. 
AD(0-31)  Systemwide AddressJData Bus 
AL DRAM Module Address Latch signal 
AP DRAM Module Address Phase (CO) 
BAE* DRAM Module Transceiver enable 
BALE* DRAM Module Transceiver latch en. 
BAOE' DRAM Module Transceiver output en. 
B B *  Arbitration Logic Bus Busy 
BL DRAM Module Byte select Latch 
BS(0 -3 )  DRAM Module Byte Select (0-3) 
C ( 0 - 6 )  M bus System Status System control status 
CE(0-3)  DRAM Module DRAM Chip En. (0-3) 
C L ( 0 - 7 ) '  Interrupt Control Circuitry Device flag clears (0-7) 
C LD' DRAM Module Counter Load 
CLK Systemwide System clock 
CMMUSP' Watchdog Module CMMU reg. space select 
coLCNT DRAM Module Increment address 
DRAM' DRAM Module Dram selected 
DS(0-2 )  DRAM Module DRAM State Bits 
DSTALL DRAM Module DRAM wait signal 
( 3 3  Systemwide System ground 
INT (0 -7 )  Interrupt Control Circuitry Interrupt (0-7) 
INT' Interrupt Control Circuitry Active low int signal 
INTRD' Interrupt Control Circuitry Interrupt Read Enable 
10' Watchdog Module 10 space selected 
LDT DRAM Module Last Data Transfer (C1) 
OE' DRAM Module Output Enable 
PLL Reset Circuitry PLL (metastable) 
PLLEN1 Reset Circuitry PLL Enable #1 
PLLEN2 Reset Circuitry PLL Enable #2 
PLLEN3 Reset Circuitry PLL Enable #3 
QA(2-31) DRAM Module Latched address lines 
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TM(0 -1 )  
TR(0 -1 )  
LOS 
VMA 














M Bus System Status 
M bus System Status 
M bus System Status 
M bus System Status 













EPROM wait signal 
EPROM state bit-LSB 
EPROM state bit-MSB 
Reset signal #1 
Reset signal #2 
Reset signal #3 
System Status (0-3) 
M bus local status #O 
M bus local status #1 
M bus local status #2 
M bus local status #3 
Tag Monitor (0-1) 
Trace (0-1) 
System power 
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5.2 PAL EQUATIONS 
The following sub-sections contain 'the PAL equations used to 
generate various signals for the RISC microprocessor design. The 
notation specified below was used in equation generation. 
& = logical AND 
+ = logical OR 
! = logical NOT 
.d = appended to signal names to specify latched output 
5.2.1 PAL 1 I 
/ *  Target Device: PAL20R4 * /  
/ *  EPROM CONTROL * 
/ * *  Inputs ** /  
Pin 1 = CLK 
Pin 2 = AD31 
Pin 3 = AD30 
Pin 4 = AD29 
Pin 5 = AD28 
Pin 6 = AD27 
Pin 7 = AD26 
Pin 8 = AD25 
Pin 9 = AD24 
Pin 10 = AD23 
Pin 11 = AD22 
Pin 14 = AD21 
Pin 15 = AD20 
Pin 16 = AD19 
Pin 22 = C2 
Pin 23 = !BB 
/ * *  Outputs ** /  
Pin 17 = RSO 
Pin 18 = RS1 
Pin 20 = !ROMEN 
Pin 21 = ROMSTALL 
/ * *  Intermediate Equations * * /  
SO = !RS1 & !RSO 
S1 = !RS1 & RSO 
S2 = RS1 & !RSO 
S3 = RS1 & RSO 
ROMSEL = !AD31 & !AD30 & !AD29 & 
133 
;System clock 
;Address/Data line 31 
;Address/Data line 30 
;Address/Data line 29 
;Address/Data line 28 
;Address/Data line 27 
;Address/Data line 26 
;Address/Data line 25 
;Address/Data line 24 
;Address/Data line 23 
;Address/Data line 22 
;Address/Data line 21 
;Address/Data line 20 
;Address/Data line 19 




;EPROM activation sig. 
;EPROM wait signal 
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!AD28 & !AD27 & !AD26 & 
!AD25 & !AD24 & !AD23 & 
!AD22 & !AD21 & !AD20 & 
!AD19 ;EPROM s e l e c t e d  
/ * *  Log ic  E q u a t i o n s  * * /  
R0MEN.d = SO & ROMSEL + S 1  + S2 ; e n a b l e  i n  S l I S 2 , S 3  
ROMSTALL = S 1  + S2 ; w a i t  i n  S1, S2 
RSl . d  = S 1  + S2 
RSO . d  = SO & ROMSEL & BB & C2 t S2 
5.2.2 PAL 2 I 
/ *  T a r g e t  Dev ice :  PAL16R4 * /  
/ *  DRAM s t a te  machine * /  
/ * *  
P i n  
P i n  
P i n  
P i n  
P i n  
P i n  
P i n  
I n p u t s  * * /  
1 = CLK 
2 = !BB 
3 = RFRQ 
4 = !DRAM 
5 = LDT 
6 = RD 
7 = !RST3 
/ * *  O u t p u t s  * * /  
P i n  12 = !OE 
P i n  1 3  = !WE 
P i n  1 5  = DS2 
P i n  1 6  = DS1 
P i n  17  = DSO 
P i n  18 = !CLD 
P i n  1 9  = AL 
/ * *  I n t e r m e d i a t e  E q u a t i o n s  ** /  
SO = !DS2 & !DS1 & !DSO 
S 1  = !DS2 & !DS1 & DSO 
S 2 = !DS2 & DS1 & !DSO 
S3 = !DS2 & DS1 & DSO 
S4 = DS2 & !DS1 & !DSO 
S5 = DS2 & !DS1 & DSO 
/ * *  Log ic  E q u a t i o n s  ** /  
DS2 . d  = SO & RFRQ & !RST3 t 
S4 & !RST3 
;System c l o c k  
;Bus Busy 
; R e f r e s h  Reques t  
;DRAM select  s i g n a l  
; L a s t  Data T r a n s f e r  
;Read access 
;Reset s i g n a l  
;Ou tpu t  Enab l e  
;Write Enab le  
;DRAM s t a t e  b i t  
;DRAM s t a t e  b i t  
;DRAM s t a t e  b i t  
;Coun te r  Load 
;Address  L a t c h  s i g n a l  
DSl . d  = S 1  & DRAM & !RST3 + 
S2 & !LDT & !RST3 + 
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D S 0 . d  = SO & BB & AP & !RST3 + 
S2 & !LDT & !RST3 + 
S 4  & !RST3  + 
S 5  & BB & !AP & DRAM & !RST3 
CLD = S O & -  
15.2.3 PAL 3 I 
/ *  T a r g e t  D e v i c e :  PAL16L8  * /  
/ *  DRAM s t a t e  machine * /  
/ * *  I n p u t s  * * /  
P i n  1 = CLK 
P i n  2 = DSO 
P i n  3 = D S 1  
P i n  4  = DS2 
P i n  5 = RD 
P i n  6 = !DRAM 
/ * *  O u t p u t s  * * /  
P i n  1 2  = COLCNT 
P i n  13 = DSTALL 
P i n  1 4  = !BALE 
P i n  15  = !BAOE 
P i n  1 6  = !ABOE 
P i n  1 7  = !BAE 
P i n  18 = !ABE 
P i n  1 9  = BL 
t 
/ * *  I n t e r m e d i a t e  E q u a t i o n s  ** /  
So = !DS2 & !DS1 & !DSO 
S1  = !DS2 & !DS1 & DSO 
S 2  = !DS2 & D S 1  & !DSo 
S3 = !DS2 & D S 1  & DSO 
S 4  = DS2 & !DS1  & !DSo 
S5 = DS2 & !DS1  & DSO 
/ * *  L o g i c  E q u a t i o n s  ** /  
BL = S1 & DRAM & !CLK 
ABE = S1  & RD & DRAM+ 
; S y s t e m  c l o c k  
;DRAM s t a t e  b i t  
;DRAM s t a t e  b i t  
;DRAM s t a t e  b i t  
; R e a d  access 
;DRAM selected 
; A d d r e s s  i n c r e m e n t  
;DRAM w a i t  s i g n a l  
;BA B u f f  L a t c h  E n a b l e  
;BA B u f f  O u t p u t  E n a b l e  
;AB B u f f  L a t c h  E n a b l e  
;BA E n a b l e  
;AB E n a b l e  
; B y t e  L a t c h  
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BAE = S 1 &  !RD & D R A M +  
S2 & !RD & DRAM + 
S3  & !RD & DRAM 
ABOE = S2 & RD + 
S3  & RD 
BAOE = S2 & ! R D +  
S3  & !RD 
BALE = S2 & !RD & CLK 
DSTALL = S1  + S 3 +  
S4 + S5 
COLCNT = S2 
15.2.4 PAL 4 I 
/ *  T a r g e t  Dev ice :  PAL16L8 * /  
/ *  DRAM s ta te  machine and  i n v e r s i o n  o f  INT* * /  
/ * * .  I n p u t s  * * /  
P i n  1 = BSO 
P i n  2  = BS1 
P i n  3 = BS2 
P i n  4  = BS3 
P i n  5 = !DRAM 
P i n  6 = DSO 
P i n  7  = DS1 
P i n  8 = DS2 
P i n  9  = !INT 
/ * *  O u t p u t s  ** /  
P i n  14 = INT 
P i n  1 5  = !RF 
P i n  1 6  = CE3 
P i n  17 = CE2 
P i n  18 = CE1 
P i n  1 9  = CEO 
/ * *  I n t e r m e d i a t e  E q u a t i o n s  * * /  
SO = !DS2 & !DS1 & !DSO 
S 1  = !DS2 & !DS1 & DSO 
S2 = !DS2 & DSl & !DSo 
S3 = !DS2 & DS1 & DSO. 
S4 = DS2 & !DS1 & !DSO 
S5 = DS2 & !DS1 & DSO 
;By te  S e l e c t  0  
;By te  S e l e c t  1 
;By te  S e l e c t  2  
;By te  S e l e c t  3 
;DRAM s e l e c t e d  
;DRAM s t a t e  b i t  
;DRAM s t a t e  b i t  
;DRAM s t a t e  b i t  
; I n t e r r u p t  s i g n a l  
; I n t e r r u p t  s i g n a l  
; R e f r e s h  s i g n a l  
;Ch ip  E n a b l e  3 
;Ch ip  Enab le  2  
;Ch ip  E n a b l e  1 
;Ch ip  Enab le  0  
/ * *  Log ic  E q u a t i o n s  * * /  
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- - -- 
CEO = S1  & BSO & DRAM + 
S 2  & BSO & DRAM + 
S3 & BSO & DRAM 
RE 
I N T  
= S1  & B S 1  & D R A M +  
S 2  & B S 1  & DRAM + 
S3 & B S 1  & DRAM 
= S1 & B S 2  & DRAM + 
S 2  & BS2  & DRAM + 
S3 & B S 2  & DRAM 
= S l  & B S 3  & DRAM + 
S 2  & B S 3  & DRAM + 
S3 & B S 3  & DRAM 
= I N T  / *  H e r e  because of * /  
/ *  avai lable  space * /  
15.2.5 PAL 5 I 
/ *  T a r g e t  D e v i c e :  P A L 2 0 L 8  * /  
/ *  A d d r e s s  decode a n d  VMA* g e n e r a t i o n  * /  
/ * *  I n p u t s  * * /  
P i n  1 = Q A 3 1  
P i n  2 = QA30 
P i n  3 = QA29  
P i n  4 = QA28 
P i n  5 = QA27 
P i n  6 = QA26 
P i n  7 = QA25 
P i n  8 = QA24 
P i n  9 = QA23  
P i n  1 0  = QA22 
P i n  11 = Q A 2 1  
P i n  13 = QA2O 
P i n  1 4  = Q A 1 9  
P i n  1 6  = !DRAM 
P i n  1 9  = !BB 
P i n  2 0  = RD 
P i n  2 1  = AP 
P i n  2 3  = QA2 
/ * *  O u t p u t s  * * /  
P i n  1 5  = !VMA 
P i n  1 7  = ! INTRD 
P i n  1 8  = WDEN 
P i n  2 2  = !I0 
; L a t c h e d  A d d r  . 
; L a t c h e d  A d d r .  
; L a t c h e d  A d d r  . 
; L a t c h e d  A d d r .  
; L a t c h e d  A d d r .  
; L a t c h e d  A d d r .  
; L a t c h e d  A d d r  . 
; L a t c h e d  A d d r .  
; L a t c h e d  A d d r  . 
; L a t c h e d  A d d r .  
; L a t c h e d  A d d r .  
; L a t c h e d  A d d r .  
; L a t c h e d  A d d r .  
;DRAM selected 
; B u s  B u s y  
; R e a d  access 
; A d d r e s s  P h a s e  
; L a t c h e d  A d d r  . 
L i n e  31 
L i n e  30 
L i n e  2 9  
L i n e  2 8  
L i n e  2 7  
L i n e  2 6  
L i n e  2 5  
L i n e  2 4  
L i n e  2 3  
L i n e  2 2  
L i n e  2 1  
L i n e  2 0  
L i n e  1 9  
L i n e  2 
; V a l i d  M e m o r y  A c c e s s  
; I n t e r r u p t  R e a d  
;Watchdog E n a b l e  
;I0 selected 
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/ * *  I n t e r m e d i a t e  E q u a t i o n s  * * /  
ROM = !QA31 & !QA30 & !QA29 & 
!QA28 & !QA27 & !QA26 & 
!QA25 & !QA24 & !QA23 & 
!QA22 & !QA21 & !QA20 & 
!QA19 & BB 
CMMU = QA31 & QA30 & QA29 & 
QA28 & QA27 & QA26 & 
QA25 & QA24 & QA23 & 
QA22 & QA21 & QA20 & 
!QA19 & BB 
DRAM = !QA31 & !QA30 & !QA29 & 
!QA28 & !QA27 & !QA26 & 
!QA25 & !QA24 & !QA23 & 
QA22 & BB 
INTRD = I0 & QA18 & !AP & RD 
WDEN = DRAM + ROM 
VMA = DRAM + ROM + CMMU + I0 + !BB 
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5.3 SYSTEM PARTS LIST 
C 1 6.8pF Ceramic Capacitor 
C ( 2 - 7 2 )  O.1pF Tantalum Capacitor 
D l  IN4001 Diode 
R ( 1 - 5 )  10KR Resistor (114 W) 
R6 500Q Resistor (114 W) 
R7 500Q Resistor (114 W) 
R8 1KQ Resistor (114 W) 
R9 1KQ Resistor (114 W) 
R10 470KQ Resistor (114 W) 
R11 470KQ Resistor (114 W) 
R12 20KQ Resistor (114 W) 
R13 10KQ Resistor (114 W) 
R14 20KQ Resistor (114 W) 
R15 47KQ Resistor (114 W) 
R16 47KQ Resistor (114 W) 
R17 200KQ Resistor (114 W) 
R18 100KQ Resistor (114 W) 
R ( 1 9 - 2 2 )  500Q Resistor (114 W) 
R ( 2 3 - 3 6 )  10KQ Resistor (114 W) 
U1 20 MHz MC88100 RlSC Microprocessor 
U2 MC88200 CachelMemory Management Unit 
U3 MC88200 CachelMemory Management Unit 
U4 74F622 Hex O.C. Inverter 
U5 74F04 Hex Inverter 
U6 74F08 Quad 2-input AND 
U7 HN27C1024HG-10 64K X 16 bit EPROM 
U8 HN27C1024HG-10 64K X 16 bit EPROM 
U9 74F541 Octal Buffer 
U10 74F541 Octal Buffer 
U11 74F541 Octal Buffer 
U12 74F541 Octal Buffer 
U13 74F74 Dual Positive Edge Triggered D-FF 
U14 74F74 Dual Positive Edge Triggered D-FF 
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74F74 Dual Positive Edge Triggered D-FF 
74F74 Dual Positive Edge Triggered D-FF 
74F138 1 to 8 Decoder 
74F148 8 line to 3 Line Priority Encoder 
74F240 Octal Buffer with Invert Output 
74F240 Octal Buffer with lnverted Output 
74F240 Octal Buffer with lnverted Output 
74F240 Octal Buffer with lnverted Output 
l'lBPAL16R4-5C 16R4 type 5ns PAL 
l'lBPAL16L8-5C 16L8 type 5ns PAL 
TIBPAL16L8-5C 16L8 type 5ns PAL 
TIBPAL20L8-5C 20L8 type 5ns PAL 
l'lBPAL20R4-5C 20R4 type 5ns PAL 
74F269 8-Bit Bidirectional Binary Counter 
C0441 CMOS 8 MHz Clock 
74F374 Octal D-FF with Tri-State Output 
LM393 Dual Comparator 
74F622 Hex O.C. lnverter 
74F622 Hex O.C. lnverter 
74F74 Dual Positive Edge Triggered D-FF 
74F163 Synchronous 4-Bit Binary Counter 
74F163 Synchronous 4-Bit Binary Counter 
74F273 Octal D-FF 
74F175 Quadruple D-FF with Clear 
C0441 CMOS 40 MHz Clock 
HM571000ZP 1 MEG x 1 bit DRAM 
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5.4 CURRENT CONSUMPTION & REAL ESTATE ESTIMATE 
Current (mA) Area (cm2) 
1 20 MHz MC88100 RlSC Microprocessor 300.0 20.44 
2 MC88200 CacheIMemory Management Unit 600.0 40.88 
3 74F622 Hex O.C. Inverter 270.0 6.0 0 
1 74F04 Hex Inverter 15.3 1.29 
1 74F08 Quad 2-input AND 12.9 1.29 
2 HN27C1024HG-10 64K X 16 bit EPROM 240.0 15.87 
4 74F541 Octal Buffer 300.0 8.1 3 
5 74F74 Dual Positive Edge Triggered D-FF 80.0 6.46 
1 74F138 1 to 8 Decoder 20.0 1.57 
1 74F148 8 line to 3 Line Priority Encoder 35.0 1.57 
4 74F240 Octal Buffer with Inverted Output 300.0 7.88 
1 TIBPAL16R4-5C 16R4 type 5ns PAL 180.0 2.00 
2 TIBPAL16L8-5C 16L8 type 5ns PAL 360.0 4.0 0 
1 TIBPAL20L8-5C 20L8 type 5ns PAL 21 0.0 2.50 
1 TIBPAL20R4-5C 20R4 type 5ns PAL 21 0.0 2.50 
1 74F269 8-Bit Bidirectional Binary Counter 135.0 4.38 
1 74F374 Octal D-FF with Tri-State Output 86.0 1.97 
1 LM393 Dual Comparators 2.5 0.67 
2 74F163 Synchronous 4-Bit Binary Counter 110.0 2.52 
4 74F273 Octal D-FF 224.0 6.64 
1 74F175 Quadruple D-FF with Clear 34.0 1.26 
3 2  HM571000ZP 1MEG x 1 bit DRAM 2880.0 33.35 
1 C0441 CMOS 40 MHz Clock = 10.0 2.58 
1 C0441 CMOS 8 MHz Clock = 10.0 2.58 
TOTALS: 6624.7 mA 178.33 cm2 
Worst case current consumption = 6624.7 mA 
As calculated, the board real estate is a very conservative 
estimate of the area required by the RlSC microprocessor design. A 
better estimate would be to increase the board area by roughly 15% to 
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include additional space required by wiring, decoupling capacitors, and 
imperfect circuit layout. Therefore, a more realistic board real estate 
estimate would be 1.1 5'1 78.33 cm2 = 205.08 cm*. 
EPROM rl 
Figure 1 : Overall System Configuration 
DATA P BUS INSTRUCTION P BUS 
f v c c  
* Pins A 1 -S I ,  A2-52 *** Plns B 1 -T 1 ,  B2-T2 * Pins A 1-5 1 ,  A2-52 
"' Pins T3-T 17, 54-5 15, R 13-R 15 
Pins A3 -A 17, 83-8 17 ' Pins A3 -A 17, 133-B 17 
Figure 2: MC8 8 100/MC88200 Interface 
Figure 3: Arbitration Logic 
v c c  v c c  
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- - - 
- - - - 
- 
- - 
ALL OPEN COLLECTOR INVERTERS ARE 74F622 
v c c  v c c  v c c  v c c  v c c  v c c  v c c  v c c  v c c  
v c c  v c c  v c c  v c c  v c c  
R23 R24 R25 R26  - - R27 R28 R29  
R 3 4  R35  R36 
Figure 5: System Status Interface & Initialization 
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Figure 6: DRAM Controller State Diagram 
U 3 6  
C O L C N T  
**RDO-RD31 come frome p i n s  T 1  - T I 7  
and S 3 - 1 7  
Figure 7: CMMU-DRAM 
Interface 
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O E *  
CEO 
R F * 
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f l D 8 - 1 5  These c h i p s  a r e  U f 3  t h r o u g h  U 7 f  on t h e  p a r t s  l i s t  
I I I 
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BE* 7 I 
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0 A2 - 3 v//////////)1( I D 0 0 1 X 10 X 11 
I 
A L I 
I 
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WE* WE* = high I 
BL I 
I 
CSx* C////3( UaliQ CSO*-CS3* 
I 
M DM v////////////////////X OAT@ 1 x'7a DATA2 DATA 3 
ABE* \ I 
RBOE* \ I p t s u  
I ,  
flDx -Addr W///////',////jXDATAl)K//X DATA2 DATA3 DATA 4 > 
COLCNT / / / \ 
tsu = set up t ime t o  clock rising edge = 1 lns. A l l  other data set uptimes are greater than 11  ns 
CO-C6 originate from the CMMUs and are latched as RD and BSO-BS3 
Figure 10: Burst Mode DRAM Read 
I S2 I s 3  I S2 I S3 I S2 I 
CLK \ / \ / \ / \ 
BB* 7 
CLD* 7 / 
OA,RDC///////, Ualid PA4-PA21 and RD 
OE* OE* = High 
WE* 
I I I 
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DSTALL / / \ / \ / 
COLCNT / \ / / \ 
tw = data wr i te  time > 2 5  ns 
CO-C6 originate from the CMMUs and are latched as RD and BSO-BS3 
Figure 1 1 : Burst Mode DRAM Write 
Calculation of Pre-Load Value 
RC = (8 MHz) x (4 msf512) = 62.5 clock periods 
Max Delay to Refresh = (10 clock cycles) x (50 ns) = 500 ns 
(500 ns) x (8 MHz) = 4 = 5 
Counter Preload Value = 128 - (62.5 - 5) 
= 71 =$47 
Figure 12: Refresh Circuitry 
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Refresh cycle with no pending M Bus transaction 
; Begin Normal 
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Qfl2-3 p//////////////////////A Valid Address 
Refresh cycle with DRAM access pending 
Figure 1 3: Refresh Timing 
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Figure 14: EPROM Module 
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Figure 15: EPROM Read Timing 
always 1 always 
Figure 16: EPROM State Diagram 
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aR4-PA31 ,RD p////////ac Valid 1 
Figure 1 8: Interrupt Vector Read/Write Timing 
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Figure 20: Watchdog Circuitry 
Figure 21 : System Clock 
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Figure 22: Memory Map 
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The ProAudio I is a digital signal processing system core intended to be a cost ef- 
fective solution for real-time audio systems. The overall aim of the design is to pro- 
vide 16-bit compact disc quality signal processing at a reasonable cost, not only in 
parts cost but in power consumption and board space as well. Design decisions, 
therefore, centered around choosing practical components and keeping the parts 
count low while still preserving 16-bit quality. G&S Worldwide strongly believes 
that the ProAudio I will be a viable selection for audio systems' cores in the years 
to come. 
Design features 
The ProAudio I makes use of the Motorola 56001 DSP processor running at its top 
rate of 20.5 MHz and two delta-sigma modulation A/D converters that allow sam- 
pling of two 20 KHz audio channels at a rate of 80 KHz with 16-bit quality and no 
aliasing problems. The A/D interface also takes advantage of the serial communi- 
cations port of the 56001, thereby saving data bus bandwidth. On the post-process- 
ing digital to analog side, the system makes use of two 16-bit D/A converters to 
provide CD quality output and switched capacitor technology to provide anti-irnag- 
ing filtering that yields maximally flat magnitude response with only 0.1 dB of rip- 
ple in the passband while attenuating images by over 96 dB. The system also sports 
96 Kbytes of zero wait state PROM and 24 Kbytes of zero wait state RAM for pro- 
gram execution. 
1.3 Design overview 
The block diagram of the ProAudio I system is show in Figure 1 on page 170. As 
one can see from the diagram, the ProAudio I design can be divided into four major 
subsystems. The 56001 is the center of the design and runs the user application pro- 
grams while also taking care of data gathering and data transmission to and from 
the conversion blocks in the system. In support of the 56001, the analog to digital 
conversion block is responsible for sampling the data and providing the data to the 
56001 over its serial port. The memory subsystem block contains the user program 
while also providing fast RAM for the 56001 to use while performing a task. This 
memory subsystem shares the main system data bus with the digital to analog con- 
version subsystem whose job it is to convert the processed digital data back to ana- 
log form while filtering the analog output to prevent imaging. 
1 Block Diagram 
Channel 1 
Input + 
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Analog Output 
A general flow of data through the system can be summarized as follows. The ana- 
log to digital converters continuously sample the input channels and pass these sam- 
ples across the serial interface to the 56001. The 56001 reads two of these samples 
at a time and performs processing on those samples according to the user program. 
After processing, the two new samples are written out sequentially to the digital to 
analog block where they are synchronized and converted to analog outputs. The aim 
Design overview 
of the ProAudio I is to implement this flow in a minimal amount of hardware for 
low cost, low power consumption, and a minimum amount of board space. 
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Design Rationale 
The basis of design for the ProAudio I is to produce a reasonably priced product that 
meets the performance specifications. These criteria have been implemented 
throughout the design; however, the addition of software specifications may allow 
a further reduction in cost, primarily in the output filter fabrication. 
2.1 Processor choice 
While searching for a processor for the ProAudio I, the designers kept in mind that 
the key was to keep the cost of the system down while not sacrificing performance. 
This led us to select the 56001, a low power 24-bit DSP processor that requires little 
or no glue logic to interface with all of the components in our system. Although the 
processor is more expensive than some of the offerings from Texas Instruments, we 
felt that the savings in parts will keep the overall system price comparable while re- 
ducing power consumption and board area. 
2.2 Analog to dgital block 
The designers of the ProAudio I faced a tough challenge on the data collection side 
of the audio processing system. Not only is it difficult to find fast 16-bit AD'S, but 
the cost of sample-and-holds and the need for a high order anti-aliasing filter made 
the job not only intimidating but also expensive. Using a "cheap" Analog Devices 
AD 1376 with the sample-and- holds built in and switched capacitor chips for the 
filter, the price per channel would run on the order of two hundred dollars. The sam- 
pling frequency would be limited to under 62.5 KHz due to the speed of the AD, 
thereby leaving the filter complexity extremely high. This would have knocked our 
Digital to analog block 
entire system out of the reasonably priced range, so we searched for a better solu- 
tion. 
The solution that we found is based on the new oversampling analog to digital con- 
verter technology. By oversampling by a large factor at the input, these AD'S are 
able to work without the anti-aliasing filter and can normally provide data sampled 
at a high rate at the output. The specific product which we chose for our system is 
the Motorola DSP56ADC16. This chip provides all the luxuries mentioned above 
at an effective maximum sampling rate of 100 KHz. It also provides a simple inter- 
face to the Motorola 56001. No glue logic is required in this interface for a single 
A/D, and minimal logic is required in a dual channel system like ours. The interface 
also makes use of the synchronous serial interface, thereby saving us data bus band- 
width. The cost of each channel using this chip should be below sixty dollars. One 
can see that we were able to take advantage of new technology in this instance to 
save considerable time, effort, and expense with regard to the design of the system. 
23 Digital to analog block 
One of the most challenging parts of building a DSP core is to preserve 16 bit DIA 
quality while providing an anti-imaging filter that attenuates the sampling image by 
96 dB. In many cases, the guardband is not large and requires a high order filter. An- 
other problem to be addressed is that the two outputs must be sent out at the same 
time to prevent one channel from lagging behind the other one. 
To avoid building the rather large order filter out of operational amplifiers, capaci- 
tors and resistors, the designers sought to find some type of chip that would take 
care of this for us. The first idea was to use an oversampling D/A chip that would 
make this interface as easy as the oversampling A/D did for us on the other side. The 
only problem is that we were unable to find a suitable chip to serve this purpose. 
This led the designers to use a conventional D/A converter followed by a twelve 
pole Butterworth (maximally flat) filter to provide the necessary anti-aliasing effect. 
The DIA converter had to be chosen first. Analog Devices offers many of the best 
conventional DIA's on the market with a variety of speeds and costs. For our needs, 
there was no need to be extraordinarily fast (on the order of 1-3 microseconds) so 
we bypassed the AD 1856 (1.5 microseconds) and the AD 569 (3 microseconds) 
and chose the AD 1145 with its 6 microsecond delay and correspondingly lower 
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price. This seemed to be a fair trade-off between speed and cost for our 80 KHz 
sampling system. 
To implement the twelve pole filter without retreating to operational amplifiers, we 
chose to use switched capacitor technology that would allow us to put as many as 
six poles of the filter on a single chip while simplifying the design considerably. The 
manufacturer we found with the most to offer in switched capacitor technology was 
National Semiconductor. National offers switched capacitor circuits with up to six 
poles of Butterworth per chip, but the maximum cutoff frequency for these chips is 
right at 20 KHz where our system is operating. To leave some margin between our 
desired cutoff frequency and the maximum frequency of the chip, we chose to use 
the LMF100, a much more flexible circuit with a maximum cutoff frequency of 50 
KHz. The only thing lost in the exchange was that the LMFlOO is capable of only 
four poles per chip, making our system require three chips per channel instead of 
two. This switched capacitor circuit appears to be a cost effective and somewhat 
simpler method of implementing this complex filter. 
After considering the initial system design ideas, the designers of the ProAudio I 
next considered attempting to use a single DIA and a couple of multiplexed sample- 
and-holds to attempt to cut down both the cost and complexity of the system by re- 
moving one of the DIA's. This idea was abandoned for a couple of reasons. Al- 
though it would remove a few flip-flops on the data bus side of this block, it would 
also require an extra sample-and-hold that would offset the savings fkom the DIA. 
It would also increase the system complexity due to the multiplexing and would in- 
crease the speed required from the DIA, driving up the cost of the remaining DIA. 
Finally, DIA's are not too expensive, making it tough to justify adding this system 
complexity when a dual DIA system is comparably priced. Based on these argu- 
ments, we stuck with the original idea as outlined above. 
2.4 Memory 
The main emphasis of the memory design was to reduce the total number of chips 
needed for the required memory. This includes memory chips and glue logic. The 
second criterion was to reduce the cost of the chips by picking memory that just fit 
the timing requirements. The decision of what memory space should get what type 
of memory can be found in Section 3.4 on page 18 1. 
Memory 
2.4.1 Program space memory 
PROM was specified for the program space because of the static nature of the pro- 
grams used in a stand-alone system. The 24-bit data bus was the main influence dur- 
ing the first phase of the selection process. Given the bus width, a 12-bit or 24-bit 
wide PROM would be ideal; however, these are not available, leaving 4,8, and 16- 
bit PROMs of various sizes and speeds. Since the two 16-bit chips would waste too 
much of our resources and 4 bits would require quite a few chips, the 8-bit memo- 
ries were studied. 
W o  basic design choices arose at this time: a one bank, three chip memory or a 
multi-bank memory. Since accurate prices were not available, the one bank solution 
was chosen because the benefit of fewer parts outweighs the extra cost for the mem- 
ory itself. Therefore, three 8-bit PROMs were selected. The size of these chips was 
chosen so as to come as close to 64Kbytes as possible with three chips. These re- 
quirements led to the selection of three 32Kx8 chips yielding a total of 96K of 
PROM. 
The next selection parameter was response time. Since the 56001 has a long bus cy- 
cle, although tempered by long propagation and set-up requirements, there was a 
considerable range of memory speed options that fit the no wait-state criterion. 
However, the large PROM size required one of the faster ones available. The longest 
possible response time with at least 5% margin was chosen. See Section 5.6 on page 
195 for more timing details. The last parameter was the interface detail. In order to 
eliminate the need for glue logic, the memory had to have a chip select and an output 
enable. 
The final selection was the Cypress CY7C274-35. Other memories considered were 
the Intel 27C256 and A M .  Arn27C256-55; however, these memories failed the 
timing specifications and were not used. 
2.4.2 Data space memory 
SRAM was specified for the data space and is spread across the X and Y space even- 
ly. The decision process followed a similar path as for the PROM except for the size 
of the memories. Once again, the main emphasis was the reduction of the chip 
count. The difficulty with the data space is the inclusion of the menlory mapped DIA 
cunverter; normally this would require extra decode circuitry. However, this design 
uses one bank of RAM consisting of three 8Kx8 chips and overlaps the DIA ad- 
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dresses (m;FF and FFFE, Y bank) with the high two words of the RAM (FFF and 
FFE, Y bank). This design minimizes the.amount of decode logic while only wast- 
ing two RAM words. Since the response times of SRAM chips are generally fast, 
the decision pool for acceptable chips was considerably larger than that for the 
PROMS. 
The final selection for the RAM was the Cypress CY7C185-45. Other chips consid- 
ered were the AMD Am9128-15, Arn2169-35, and the Intel 5164SL al l  of which 
fit the specifications, so the final decision would be made on reliability, price and 
other non-functional criteria 
Processor 
Design Narrative 
This section covers the circuitry exclusively tied to the processor as well as the ini- 
tialization requirements of the system. The serial interface, address bus, data bus 
and related control lines are covered in the following sections. 
3.1.1 Reset and program memory configuration 
The reset circuitry shown in Figure 14 on page 194 contains the only signals used 
solely by the processor. The processor initialization is used to specify the program 
memory space attributes. The RESET signal is derived from the power supply as a 
simple RC circuit that will keep the reset line low (less than 2.OV) for 51111s. This 
meets the lOOns required and should allow enough time for the power to stabilize 
across the rest of the processor and system. When RESET is low, the diode is on and 
program memory mode 2 is entered. When RESET is high, the mode pins become 
the intermpt pins, and, since there are no sources of interrupts irr the system, these 
remain high. 
3.13 System initialization 
The data memory map is shown in Figure 3 on page 18 1. The configuration with the 
data ROMs enabled is shown (DE=l in the Operating Mode Register). The config- 
uration with data ROMs disabled can be easily achieved during run time by setting 
DE equal to 0 in the OMR. 
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The other run time initialization is to set the number of wait-states for memory. The 
Bus Control Register of each memory space is set to 0 to indicate zero wait-states 
for X, Y, and program memories. 
3.2 A/D block 
After deciding on Motorola's DSP56ADC16 to serve as the heart of the design, the 
designers set out to attempt to design the A/D portion of the system and interface it 
to the microprocessor. By using the serial interface of the 56001, we sought to save 
data bus bandwidth and to eliminate glue logic for the interface altogether. The 
problem presented itself, however, that the oversampling A/D9s, which simply pour 
out results as fast as their sampling speed with no buffering, could overrun the serial 
interface of the 56001. 
Fist we examined the serial output rate of the Am's. It turns out that the serial clock 
has a period four times that of the input clock. With the input clock rate being 128 
times the sampling rate, there is the possibility of having thirty-two transmitted bits 
each sampling period. Although a single A/D would require only sixteen transmit- 
ted bits, our dual channel system can alternate between the two A/D's for maximum 
throughput. The problem remaining is to determine if the synchronous serial inter- 
face (SSI) of the 56001 can handle this type of protocol and, if so, how fast can the 
serial clock be run. We found that the 56001 can have a programmable length of 
word read from the serial interface across its wide interior busses. By programming 
this length to be thirty-two, we can read from both A/D9s as a single group before 
seeing the serial start pulse for the next word. When we researched the maximum 
allowable clock rate for the SSI of the 56001, we found that the serial clock had to 
be at least eight times slower than the system clock. Working our way back through 
the interface, this limits the A/D clock to be at most one-half of the speed of the sys- 
tem clock. This, of course, has a direct effect on our sampling rate. Our 20.5 MHz 
system clock limits the A/D9s to be run at 10.25 MHz, thereby cutting our sampling 
rate down to approximately 80 KHz. 
After determining the interface to the microprocessor, the designers next set out to 
perform the physical design of the serial interface. Much of this system is taken 
from page 1 8 of DSP56ADC 16 Technical Data Manual. To generate the input clock 
for the A/D's, we simply use CLK2 from the clock generation circuitry. This clock 
runs at one-half of the system clock as mentioned above. An eight-bit counter is tied 
D/A block 
to the frequency synchronization input of the ND's and is used to run the serial in- 
terface, toggling back and forth between the two AID'S every 64 clocks (or 16 serial 
clocks) to allow the two chips to interleave their data to the 56001. The serial inter- 
face is then simply a straight connection to the 56001. 
The analog side of the subsystem also requires few components. On the input chan- 
nels, we provide a fairly large capacitor for DC blocking and then a small resistor 
and capacitor network to generate the Vin- signal. The final design of this entire 
subsystem is shown in Figure 5 on page 188. 
33 W A  block 
33.1 DIA latches 
The output side of the audio data processing system is a bit more complex than the 
input side due to the absence of an oversampling converter. After choosing the ap- 
propriate DIA's, the next task is to make certain that both channels get samples at 
the same time. This prevents a phase shift between the two channels that would be 
detrimental in cases where the signals are recombined such as in stereo applications. 
To make certain that each gets data at the same time, a system of six flip-flops is 
used. Data is first written to the first set of flip-flops for channel one as shown in the 
subsystem schematic, Figure 7 on page 190, and becomes available at the input of 
the second set of flip-flops. When data is written to channel two, the second set of 
flip-flops on the channel one and the channel two set are both clocked, making the 
two channels provide data to their respective DIA's at the same time. 
333 W A  and support chips 
The DIA circuits are quite simple and require only an explanation of some support 
parts we included. One is the AD 586 +5 V reference on the reference voltage input 
of the AID'S. This is used to make certain that we have a solid reference upon which 
to base the conversion. The other support circuit is an operational amplifier on the 
output of the DIA. This is included because of the fact that currents on the order of 
nano-amps drawn from the output can cause linearity errors in the device. To keep 
the current draw down while provided the necessary power at the output, a high in- 
put impedance op-amp circuit is provided. 
3.3.3 Output filter design 
Following the D/A circuits are the twelve pole lowpass filters constructed out of 
LMFlOO switched capacitor circuits. These circuits made the filters simple to de- 
sign with only a few basic calculations. First, the designers used the filter program 
"qed" to determine the order of a Butterworth filter that can give 96 dB of attenua- 
tion between 20 KHz (the high side of the audio signal) and 60 KHz (the low side 
of the images) with a maximum of 0.1 dB ripple in the passband. As mentioned ear- 
lier, the filter order came out to be just under twelve. Then "qed" was used to gen- 
erate the poles of the various stages of the filter. Note that the poles come in groups 
of two, making six pairs of poles or stages for the filter. Using these values, a cutoff 
frequency and a quality constant can be determined for each stage of the filter. 
These parameters are then simply inserted into "cookbook" equations for the 
LMFlOO Butterworth configuration and the resistor values derived. Note that the 
clock that comes into the filters is the system clock divided by eight so that it falls 
under the 3 MHz maximum for the switched capacitor circuit. See Appendix A for 
detailed numerical calculations and plots of the magnitude and phase response of 
the filter. Figure 9 on page 191 shows the final design of the filter: 
3.3.4 D/A address decoding 
The memory map is set up to minimize the hardware required to perform the D/A 
decoding using only three signals to generate the latch clocks. The logic required is 
shown in Figure 2 on page 180. Therefore, only one additional chip, a triple 3-input 
NAND gate, is needed as there are extra inverters on our inverter chip that can be 
used. The physical implementation is shown in Figure 10 on page 192. 




3.4.1 Memory codguration 
The memory configuration has two major sections to be specified, the internal and 
external organization. The internal configuration uses mode 2 of the 56001 for the 
program space which provides internal RAM while keeping the reset vector in ex- 
ternal PROM. The internal RAM will reduce some of the external bus traffic while 
the external reset vector does not cause a problem because RESET is only activated 
at power up. The data space is set by the program by enabling or disabling the data 
ROM. If it is enabled, the external RAM effectively loses 5 12 memory lines for X 
and Y memory as opposed to 256 with the ROM disabled. The fa.ct that the data 
RAM overlaps the internal data space was a small price to pay to .make the address 
decoding simpler. 
The external memory support is based on the processor's three bus structure as well 
as meeting specified size and response time requirements. To maximize bus band- 
width, the memory was spread over the X data, Y data, and program space. The 
RAM was the obvious choice for the data memory while the PROM was used for 
the program space. This allows the program and some static data to reside in PROM 
and leaves the remaining RAM for temporary data storage. The rnemory distribu- 
tion chosen also minimized the external decode circuitry needed. See Figure 3 be- 
low. 
emory Map 
Program space Data Space 
X Space Y Space 
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3.4.2 Memory interface 
The interfaces to the memories requires no glue logic. These connections can be 
seen in Figure 1 1 on page 193 and Figure 12 on page 193. The interface is clean 
because the memory chips have chip selects as well as output enables, thus allowing 
the DS and PS (tied to CS on the memory) to pick between RAM and PROM while 
the RD (tied to a on the memory) signal activates the data drivers for reads and 
allows the two banks to be tied to the same data bus. 
The actual addresses used to access the memory are not strictly determined by the 
hardware as the upper address bits are not tied to any memory decoding circuitry. 






Due to the contrast of the vastly differing design objectives between G&S World- 
wide's ProRISC I and ProAudio I systems, the designers learned some new things 
in the design of the ProAudio I digital signal processing system. This was mainly 
due to the fact that the memory bus system, which contained most of the complexity 
in the ProRISC I, was at least two orders of magnitude simpler this time. This com- 
plexity was shifted to the analog portion of the design that is used in signal sampling 
and signal reconstruction. 
One thing in the memory portion of the ProAudio I that was new to the designers 
was the need to distinguish between X and Y memories. Most modem DSP proces- 
sors use the X and Y memories running on separate busses internally to allow for 
parallel fetching of certain operands. After a few initial design atte:mpts in which we 
attempted to put all of the external RAM into one of the memories,, we realized that 
it would be much more flexible if each of the memory types was :spread across the 
X and Y memories. 
The designer's of the ProAudio I also learned a bit about analog system design and 
how it differs from digital system design. Whereas much of digital designs is simple 
to design from "scratch," it is quite useful in analog system design to take certain 
circuits such as decoupling circuits and basic chip support circuits from the appli- 
cation notes, something scarcely done in the design of the ProRISC I. This is gen- 
erally a good design practice for analog circuits because the circuits presented in the 
application notes have already been debugged and support the chip correctly. 
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The last lesson learned was that it is important to take advantage of new technology 
and that the acquisition of a good data book can sometimes replace a whole lot of 
quality design. In this direction, we took advantage of the oversampling AID'S on 
the input side of the system. It would have been nice to also find some oversampling 
DIA's for the output side, but we were unable to come up with a data book describ- 
ing any such devices. Another place where we took advantage of technology was in 
the design of the high order lowpass Butterworth filter. By using the switched ca- 
pacitor circuits, we were able to avoid having to do the operational amplifier &sign 
at a low level. These new technologies, like much of the analog portion of this sys- 
tem, were all new to the designers of the ProAudio I and taught us a lot about digital 
signal processing system design. 
4.2 Future design considerations 
Given the limited time period which the designers were restricted to in the &sign 
of the ProAudio I, there are other features that could have been explored which will 
have to be saved until the next iteration. Since this system was much simpler than 
the ProRISC I design, many of these have to do with major changes in the system 
as opposed to fully completing the work that we have already done. 
The first change to the system would probably be an attempt to find some oversam- 
pling DIA's to further reduce our parts count and power consumption along with the 
most important factor - price. With these DIA's, the high order filter, probably the 
least reliable portion of the design, could be removed from the system. 
To more fully develop a digital signal processing system, it would be advantageous 
to have some software specifications to design the system around, as much of the 
system is software controlled including the gathering and dispensing of samples. In 
this direction, the next iteration of the ProAudio I would probably establish a soft- 
ware application early on for a certain embedded application niche to allow us to 
optimize the system even further for real-time processing. 
4.3 Resource wish list 
As with any design, there are a couple of items which it would have been nice to 
have along the way. The first, as mentioned many times in this report, would be 
oversampling DIA's or a combination chip with an oversampling AID and DIA as 
Resource wish list 
will soon be available from Motorola. The next item that would have aided the de- 
sign would have been some better documentation on some of the parts that we al- 
ready had for use. This particularly includes the 56001 itself and the oversampling 
AID'S, both of which left us searching timing diagrams to dig out functionality. 
Complete data books would have been appreciated for these few items. 
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Design Documentation 
This section details the final design of the ProAudio I. The intent of this section is 
not to explain how or why the things were designed but to present the circuit dia- 
grams in their final form. Support materials such as timing diagrams, power con- 
sumption estimates, and board real estate are also included. It is the intent of the 
designers that this solution could stand alone and would be sufficient in itself to doc- 
ument the design of the ProAudio I. 
5.1 Pracessor connections 
This section presents the signal names and pin connections for the DSP56001. 
4 DSP Connections 
+N 
DODU - DOD2) HA WI 
M A 1 5  - M A 1 5  
K-K urrcdbp.l 
E-m m +N 
116-116 
WE-= +sv 
*I-*I DSP56001 S r ! l L A R T  - XZ 
SER-CUE - SCK 
SER-DATA - SRD Sa, U d d  
MODA - hmlumgx SC1 N C  
~o~e--m 
RE3ET-Qm 
I 1 .  I 
DGND +N CIXl 
lnplts: DO-D23. - SER-START, SSER-UK, SEX-DHA, MODA, 
MODB, RESET, +5V, U K l ,  DGND. 
htpul: AO-Al5, WM3, x, s, E, m, 
Processor connections 
The following table gives the DSP56001's pins that are static or unused. Most of 
these pins are not used because there are no host connections and only one serial 
port is used. 
-SP Unused and Static Pins 
PIN YO REASON 
- 
BR Input - high Bus q u e s t  bin is tied high, no other bus mas- 
ters are present in system. 
- 
BG Output - NC The bus grant pin is not used because there 
are no other bus masters present. 
HO-H7 WOut - NC This is the host data bus. 
HAO-HA3 Input - NC These are the address for the host interface 
registers. 
- 
HACK Input - high This is the host acknowledge signal. 
W- Input - NC This is the readlwrite line for the host inter- 
face. 
- 
HREQ Output Used to q u e s t  service from the host proces- 
sor. 
RXD Input - NC Data receiving pin for unused serial cornmu- 
nications interface. 
sco Input - NC Unused control pin for the synchronous serial 
interface. 
Input - NC Unused control pin for the synchronous serial 
interface. 
SCLK In/Out - NC Transmit clock in or out that determines baud 
rate for the unused serial communications in- 
terface. 
STD Output Serial transmit data pin, DSP is only receiving 
data through the synchronous serial interface. 
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W P  
TXD Output Data transmitting pin for unused serial com- 
munications interface. 
5.2 A/D block 
The final design of the A/D subsection is shown in Figure 5 and Figure 6. Note that 
the counter is interfaced to the AID chips through the FSI inputs. 
+N 
INVBRIBIL CHIP A: 74- WND 7. +N 14 
SERCLK 
m A T A  
Inputs: CHI m, cH2 INPUT, CLK2, CNT, +5v, AGND, DGND. 
Outpts: SERXLK, SERDATA, SEXSTART. 
1. Taken from Motorola Technical Data for DSP56ADC16, page 18. 
D/A block 
Figure Counter for A / '  
lnputa: CLK2,DGND.+SV 
Oulprl: CNT 
53 DIA block 
An overview schematic showing the details of the latch portion for the DIA sub- 
system is shown in Figure 7. 
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Qum 7 DIA Output Latches 
l-: DGNDpin 11; +N pa12 
Inputs: CHISEL. QIZSEL, DO-Dl5, +5V, DGND 
m p t s :  LATCHOVTl, LAXHOUTZ, CHI OwlPwT* cH2 OUTPUT 
Figure 8 and Figure 9 below show the final detailed design of the DIA converters 
plus support circuitry and the anti-imaging filter, respectively. Note that each of 
these circuits are on each of the two channels of the system. 
D/A block 




xnput3: JATCHOUTI. LATCHOUTZ, AGND, DGND, +5v, +15v, -1 5v 
Outplts: TOCHI-FILTER, TOCHZ-FILTER 
Eigure 9 Channel X Output Filter 
Inplta: TOCHI-FILTER, TOCH2JILTER. CLK3. AGND, DGND, 
+5v, -5v 
Outplts: CHI OUTPUT, CHZ O U m  
1. Taken from Analog Devices Technical Documentation, page 2- 15 1. 
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5.3.1 Data latching decode logic 
The following glue logic is used to generate the latch signals CHISEL and CH2SEL 
for the latches shown in Figure 7 on page 190. These signals follow the assertion of - 
DS and valid address lines by 16ns. When the DIA address is on the bus, CHXSEL 
drops low and then returns high at the end of the write cycle. The data is latched on 
the rising edge of CHISEL and CH2SEL. 
This figure is included in this section because it is the only decode logic required in 
the entire system. 
10 Address Decode 
MVWTeR CHIP A: 74- DGND 7, +SV I4 
I 
CH 1 SEL 
CHZSEL 
A15 
Inputs: ' x, AO-A15, +5V, DGND 
c)lllplte: CHlSEL,CHZSEL 
5.4 Memory 
The interface of the DSP to the PROM is shown in Figure 11 on page 193. Follow- 
ing that, in Figure 12 on page 193, is shown the DSP to RAM interface. Note that 
both interfaces require no glue logic. 
Memory 






Iaputs: PS, RD, AO-15, W-M3, +5V, DGND 
Outputs: z, m, AG15, W-D23 
12 DSP-RAM Interface Connections 
Pin pL "g NF 
g 
- 
Ioprts: DS, fi, E, K, ADA14, W-M3. +5V, DGND 
O u t p ~ :  E, fl, E, X, AGA14, W-M3 
5.5 Support circuitry 
5.5.1 Clock 
The circuitry to generate the three clocks needed by the system is shown in figure 
13. CLKl serves as the main system clock, CLK2 the A D  clock, and CLK3 the 
switched capacitor circuit clock. 
13 Clock Generation 
w 
E N D  +N 
5.5.2 Reset circuitry 
The circuitry to generate the RESET signal for the DSP is shown in figure 14. 
m e  14 Reset circuitry1 
Inputs: +5V,DGND 
w t s :  RESET, MODA, MODA 
1.  Taken from page 5 1 of the DSP5600 1 technical data. 
- 
Timing diagrams 
5.53 Power supply 
The mixing of precision analog and digital signals in close proximity requires care- 
ful design methods when working with the power supplies. This design requires 
+5V digital, +5 analog, +15V analog, and -15V analog power supplies. The use of 
this many different power supplies not only increases cost but makes board layout 
and grounding important issues. The analog and digital power and ground lines 
should be routed separately with the analog and digital ground lines having a one 
point common ground. This will alleviate any cross-talk between analog and digital 
signals and it will also eliminate possible floating references. 
5.6 Thing diagrarns 
5.6.1 PROM read cycle timing 
The critical timing parameter for the read cycle is the maximum 36ns delay between 
the assertion of the RD signal and valid data on the bus. The data is available 40ns 
after CE and address are asserted and 25ns after is low. The minimum time be- 
tween asserted and = is 1611s so the 40ns response time is the critical path. This 
arrangement gives a 20% margin. Note also that there is a 40ns minimum delay after - 
RD going high before the next and assertion, this gives the PROM plenty of 
time to return to high impedance. 
The next available chip had a response time of 5011s which would make the time "A" 
34ns. This does meet the 36ns requirement but not by a 5% margin. 
G&S Associates Worlhvide 










A=24ns < 3611s so set-up time is met 
5.6.2 RAM read and write cycle timing 
Read cycle 
The timing description for the RAM read cycle is almost identical to the PROM read 
cycle. Figure 16 on page 197 shows the timing diagram for the RAM read. The data 
is valid 45ns after the address and lines are asserted and 2011s after is assert- 
ed. Since the = signal is asserted no less than 16ns from the assertion of the 
critical path is determined by the 45ns access time. This gives a delay of no more 
than 29ns from being asserted to the data being valid which is well under the 
36ns required by the 56001 for zero wait-state memory. The memory is in high im- 
pedance 15ns after a is deasserted which provides enough hold time and allows 
the next memory transaction to begin in the minimum time of 2511s. 
The next slower chip increased the value of A to 39ns which is not within specifi- 
cations for the 56001; therefore, the shown memory was used. 
Timing diagrams 
m e  16 Read from RAM 
A=29ns < 36ns so set-up time is met 
Write cycle 
The write cycle is shown in Figure 17 on page 198. The important parameter in the - 
write cycle is the amount of data set-up time and the time between and WE be- 
ing asserted and the end of the write cycle. The data is guaranteed to be valid 2 Ins - 
before the end of the write cycle (WE or =being deasserted) which meets the 15ns 
SRAM set-up time. The other parameter that needs to be met is the time from ad- 
dress valid and asserted to write end. The SRAM needs 3011s and the processor 
guarantees this time will be no shorter than 36ns. The SRAM will remain in high- 
Z after the write cycle and the processor will be off the bus in 32ns allowing the next 
transaction to occur 3ns later. 
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17 Write to RAM 
B minimum of 21x1s is guaraoteed by DSP 
B> 15x1s required set-up time fQffhe SRAM 
CE is low prior to 3011s before WE returns high 
5.6.3 Serial interface 
Since the AID and the processor were designed to work together, the timing verifi- 
cation for the serial interface made sure the counter was fast enough and double 
checked timing specifications. Since the counter has a 10ns clock to output response 
time and the inverter adds 1 Ons the FSI signal meets the 20 set-up time required by 
the D/A. Note also that the data set-up and hold times also meet specifications. Fig- 




1 3 0 ~ ~  > 3Sm raquind act-up f a  Dl 5-DO 
1- > 3 5 ~  nquircd Wd for D15-DO 
w e r i a l  Interface Timing Overview 
128 CLKls 
CNT 1 I 
5.6.4 DIA latch timing 
The timing for the D/A latches is relatively easy. The latches need the data to be sta- 
ble lOns before the latch signal returns high. This enable signal is derived from the 
address lines and the DS line and appears approximately 16ns after the address is 
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valid. The processor guarantees the data will be on the bus 21ns before the end of 
the read cycle, thereby meeting the lOns set-up time for the latches. 
5.7 Signal glossary 
Shown below in Table 3 are the signal description for the signals going between 
blocks of the ProAudio I. 
-2Signal Descriptions 
Signal Description 
AO-A 15 Port A address bus to X, Y, and program memories and 
to DIA converter block. 
AGND Analog ground. 
CHX INPUT Audio input to the system for channel X. 
CHXSEL Signal that enables the flip-flops on the front end of the 
DIA converters to clock in data. 
CHX OUTPUT Audio output of the system for channel X. 
CLKl Main system clock at 20.5 MHz. 
CLK2 AID chip clock at 10.25 MHz. 
CLK3 Switched capacitor chip clock at 2.0625 MHz. 
CNT Counter output that toggles the serial interface back and 
forth between the two AID'S. 
DO-D 1 5 Main data bus from the 56001. 
This signal is low when data memory space is being ac- 
cessed. 
DGND Digital ground. 
LATCHOUTX Signal from output of latches to the input of the DIA's. 
MODA,MODB These signals are used to initialize the internal memory 
configuration when RESET is low. 




RD This signal is asserted to indicate a read cycle from data 
or program memory. 
SER-CLK Clock for the serial interface at 2.0625 MHz. 
SER-DATA Serial data line from the A/D to the 56001. 
SER-START Serial start transaction line from the A/D to the 56001 
TOCHX-FILTER Signal from output of D/A's to the anti-imaging filter for 
channel X. 
zE This signal is asserted to indicate a write cycle to data 
memory. 
This signal is high when the X data memory space is be- 
ing accessed and is low when Y data memory space is be- 
ing accessed. 
5.8 Parts list 
The complete parts list for the ProAudio I is shown below in Table 3. 
m P r o A u d i o  I Parts List 
Part Name Quantity Description 
CO-23 1 1 Vectron 20.5 Oscillator Module 
56001 1 Motorola DSP Processor 
DSP56ADC16 2 Motorola Oversampling A/D Converter 
74ACT04 1 Fairchild Hex Inverter 
74ACT74 2 Fairchild Dual D Flip-Flops 
74ACT825 6 Fairchild D-ripe Flip-Flops 
74ACT10 1 Fairchild Triple 3-input NAND Gates 
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SN74ALS 867 1 TI &bit Up/Down Counter 
AD1 145 2 Analog Devices 16-bit D/A Converter 
LMFlOO 6 National Switched Capacitor Circuits 
AD71 1 2 Analoe Devices (herational Am~lifier 
AD586 2 Analog Devices 5V Reference 
CY7C274-35 3 C m s s  32Kx8 PROM 
CY7C185-45 3 Cypress 8Kx8 Static R/W RAM 
41 14R-001 2 Bourne DIP 20 kR Resistors 
RNC55HXXXXR 50* Individual resistors 
* Approximate values 
5.9 Current consumption 
The current consumption for the ProAudio I components is shown in Table 4. Note 
that the total current consumption is 1.18 1 amps. To allow for current for the minor 
parts not listed such as resistors and capacitors and to provide a margin so that we 
are sure to make what we claim, we round this number up to 1.5 amps.This number 
seems reasonable (especially when compared to the 17.1 amps consumed by the 
ProRISC I) and leads the designers to believe that we have met are goal of limiting 
the current consumption of the system. 
Table 4 Worst Case Current Consumptions 
Part Name Qty Each (mA) Total Current (in mA) 
Real estate 
TOTAL IlSlmA 
5.10 Red estate 
The real estate required by the components of the ProAudio I system is shown in 
Table 5. Note that the area consumed by the parts has been doubled after being to- 
talled. This is to allow room for non-perfect placement of the parts and for parts not 
included in the table such as resistors and capacitors. The final area is under 30 
square inches which should fit nicely onto a single circuit board. 
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Table 5 ProAudio I Real Estate 
Part Name Qty A d p e r  (in) Total Area (id) 
CO-23 1 1 2.25 2.25 
TOTAL 14.45 
I 
Design Work for the Anti-Aliasing Buttenvorth Filter: 
Appendix A 
6.1 Design Work for the Anti-Aliasing Buttenvorth Filter: 
Filter 'Qpe: Lowpass 
Passband Edge Fquency: 20 KHz 
Stopband Edge Frequency: 60 KHz 
Stopband Attenuation: 96 dB 
Maximum Passband Ripple: 0.1 dB 
Filter Order (derived with "qed"): 12 
Filter Pairs of Poles were derived using "qed", and the corresponding cutoff fre- 
quencies and quality of each stage were calculated using these poles and the coeffi- 
cients of the transfer function of each stage. These parameters are shown in Table 6 
below. 
W i l t e r  State Parameters 
Stage Imag. Part Real Part Cutoff (Hz) Quality 
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After these parameters had been calculated, a few cookbook equations for the four 
resistors (two of which were arbitrary) of each stage were all that was necessary to 
finish the design. 
R1: arbitrary 
R2: 
Rl x (stage cutoff frequency ) 
R2 = 
( (clock frequency ) / 100) 
R4: arbitrary 
Choosing R1 and R4 to be a convenient 20 K, the other resistors for each of the stag- 
es were derived. 
7 Resistor Value for Filter Stages 
Stages R2 (in KR) R3 (in KQ) 
1: 9.09 8.90 
I 
Design Work for the Anti-Aliasing Butterworth Filter: 
The theoretical magnitude and frequency response of the filter as designed is shown 
in Figure 20 and Figure 2 1, respectively. 
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6.2 Filter response 
F i g u r e i l t e r  Magnitude vs. Frequency 
Filter response 
m i l t e r  Phase vs. Frequency 
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Appendix B: Signal Cross Reference 
The following page gives the page numbers where the signal can be found on a sche- 








CHI INPUT 188 
CHlSEL 190 
CH2 INPUT 188 
CH2SEL 190 
CLKI 186 
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TOCHI-FILTER 19 1 










CHI OUTPUT 190,191 
CHlSEL 192 
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DSP Microprocessor System Design - Schmottlach/Fredine Section 1 
1.0 SYSTEM OVERVIEW 
The basic requirement of this project was to design the hardware 
core for an application-specific computing platform based on a 24 or 32 
bit DSP (Digital Signal Processor) microprocessor (fixed or floating 
point) with sufficient bandwidth to process two 20 KHz bands of digital 
audio. In addition to these requirements, the design was to incorporate 
a minimum of 8 Kbytes of zero-wait-state static RAM, a minimum of 64 
Kbytes of zero-wait-state EPROM, and a sixteen bit A D  - DIA interface 
with necessary anti-aliasing and anti-imaging (low-pass) filters. 
The overall block diagram of the DSP processing core which was 
developed to meet the aforementioned criteria can be seen in figure 1. 
The design is geared towards an application such as a digital audio 
equalizer or filter. The microprocessor chosen for this signal processing 
platform is the Texas Instruments TMS320C30 DSP processor. The 
TMS320C30 is a third generation, 32-bit floating point microprocessor 
theoretically capable of executing 16.7 million instructions per second 
with an instruction cycle time of 60 nanoseconds. Features found in this 
processor which made it particularly suited for our application include 
two separate serial ports, generally single-cycle instructions, a very 
simple and flexible primary bus interface with bank switch detection, 
and a relatively low cost versus performance ratio. 
In order to process two 20 KHz channels of audio data, two analog 
to digital converters (ADCs) were used. Each ADC samples one audio 
channel (i.e. left or right) and sends the converted digital data over a 
serial port linking the A D  converter and the TMS320C30. Control logic 
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effectively multiplexes the data on the serial port so that contention 
does not occur between the two converters. Sigma-Delta A/D 
converters were used to achieve the sampling rate necessary for this 
application and to eliminate the need for separate anti-aliasing filters. 
The memory requirements of the design were met using fast 
static RAM and EPROM from Cypress Semiconductor. The 8 Kbytes of 
zero-wait-state static RAM were arranged as four, 2048 x 8 RAM chips. 
This RAM complements the 8 Kbytes of RAM located in the TMS320C30. 
The EPROM was arranged as two banks of four 8192 x 8 EPROM chips. 
The EPROM also supports zero-wait-state access providing a high 
performance memory interface to the TMS320C30. 
In order to convert the digital data back to an analog signal, a D/A 
converter was included in the design. A single audio quality D/A 
converter is connected to a serial port of the TMS320C30 and it converts 
the digital data of both channels into separate left and right analog 
signals. Control logic determines whether data from the right or left 
channel is being processed at any given time while sample and hold 
devices are used to maintain the phase relationship between the two 
channels. The anti-imaging filters were implemented usi:ng switched- 
capacitor technology. The filters which were implemented were twelfth 
order Butterworth filters. These filters effectively attenuate the output 
signals by 96 dB at 53 KHz. 
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2.0 DESIGN RATIONALE 
This section presents the design philosophy which was used in the 
development of the DSP Microprocessor System Design. Included is a 
discussion of why a particular set of parts was chosen over others and 
the tradeoffs which motivated these choices. This discussion will focus 
mainly on the important pieces of hardware which determined the 
overall system architecture. Included is the design rationale behind the 
choice of DSP microprocessor, A/D and D/A converters, RAM and 
EPROM, and decisions concerning the requirements of the A/D and D/A 
interfaces. 
After scanning the market of DSP microprocessors available which 
met the basic requirements for this design, it was concluded that for the 
most part the top contenders had very similar features. Due to the 
homogeneity of the various 24 and 32 bit DSP processors, the choice of 
which microprocessor to use mainly came down to an issue of available 
documentation, unique features, and cost factors. As mentioned 
previously, the Texas Instruments TMS320C30 DSP microprocessor was 
chosen for this design. A couple of key features made it an ideal choice. 
The TMS320C30 is a 32-bit floating point processor with on chip 
support consisting of two timers, two separate serial ports, a DMA 
controller, and both a primary and expansion memory bus. All of these 
features and more are on a chip which has a modest cost, especially in 
comparison to a competitor, Motorola's MC96002 DSP microprocessor. 
Three key features of the TMS320C30 made it an ideal choice for 
use as a DSP processor. The first really nice option was the support of 
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two distinct serial ports. With two ports, one port could be dedicated to 
the A D  interface while the other was connected to the D/A interface. 
This simplified the inputloutput interface requirement somewhat and 
also made it unnecessary for the A/D and D/A converters to be attached 
to the primary and expansion buses of the processor. 
The second feature of the TMS320C30 which made it an ideal 
match with our memory devices was the support of a bank-switching 
mode for access over the primary bus. The bank-switching mode 
allowed the processor to do consecutive reads from different memory 
banks without special circuitry to prevent bus contention. 
The final feature which made the processor a good choice was the 
wealth of documentation and support available for it. Application notes 
available in the user manual were very useful in some portions of the 
design. 
The choice of a suitable analog to digital converter was an 
important decision in this design. Motorola's DSP56ADC16 16-bit 
sigma-delta converter was chosen based on a number of important 
features. First, the sigma-delta converter does not require any sample 
and hold devices or anti-aliasing filters. This one characteristic of the 
ADC eliminated quite a bit of hardware and reduced the cost of the 
design a great deal. Furthermore, delta-sigma converters in many cases 
exhibit better signal-to-noise ratios and lower THD than converters 
using conventional technology. 
Another important feature of the DSP56ADC16 AID converter is 
the minimal glue logic necessary to connect it with the TMS320C30. One 
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DSP56ADC16 converter is dedicated to each input channel of the system. 
By using a simple 8-bit binary counter, the two converters were 
multiplexed on the serial port of the DSP. This scheme not only reduced 
hardware costs but took advantage of the serial port support on the 
TMS320C30. 
One last feature of the DSP56ADC16 which made it so attractive to 
this design is its low cost. When the chip was introduced in 1989 
samples were only $50. Undoubtedly costs have fallen since that time. 
A high precision A/D converter using more conventional technology (i.e. 
successive approximation, flash technology etc ...) costs around $150 
today. As a result, it is possible for this design to dedicate one 
DSP56ADC16 to each input channel and still cost less than a design using 
one conventional AID. Factors of cost arising from the need to include 
sample and hold devices and anti-aliasing filters have not even been 
taken into consideration when examining the increased cost of 
conventional A/D technology. 
The digital to analog converter chosen for this design was a 16-bit 
PCM audio DAC made by Analog Devices. The AD1856 is a precision 
audio DAC suited for use in compact disk players, DAT recorders, and 
other digital audio applications. The device has a serial interface which 
made it a good choice for use with the serial port of the TMS320C30. In 
order to reduce the hardware cost of the D/A interface, only one 
AD1856 was used in a multiplexed arrangement to convert the two 
digital output channels to analog signals. Sample and hold devices were 
used to ensure that both channels maintained the correct phase 
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relationship. 
On the output end of the D/A interface, switched-capacitor 
networks were used to implement the low-pass filtering necessary to 
eliminate aliasing of the analog output signals. The switched-capacitor 
chips provided a simple, cost effective method to implement the twelfth 
order low-pass Butterworth filters necessary to prevent aliasing. The 
real advantage of these chips is that they provide a nicely packaged 
filter which does not require a great deal of board space. Furthermore, 
by cascading several chips together it is very easy to implement higher 
order filters. This of course saves a good deal of design time. 
The choice of memory components for the DSP design were based 
on the access time of the particular devices. Cypress Semiconductor 
makes both a static RAM and EPROM (CY6116A & CY7C261 
respectively) which meets the necessary timing restrictions of zero- 
wait-states on external memory references. For the most part this was 
the only factor which was of any immediate importance. Had this 
design actually been implemented in hardware, cost and availability 
issues would have to be considered. 
A design decision which had a big influence on the parts chosen 
for the A/D and D/A interface was the rate at which to sample the input 
signal. Sample the signal too slowly and there is the concern that the 
Nyquist rate will not be met or that the development of a practical filter 
to eliminate aliasing will be difficult. Sample a signal too quickly and 
sys tem throughput limitations can be exposed. 
In an attempt to minimize these sampling problems, this DSP 
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design samples the analog input signal at a rate of 75 KHz. This 
sampling rate was chosen for a number of reasons. One of the major 
concerns of this design was sampling at a rate high enough so that it 
was not difficult to design and build a filter which would attenuate 
signal images by at least 96 dB. Since the sigma-delta converter in the 
AID interface eliminated the concern of anti-aliasing filters at the input, 
the only concern was designing a filter for the D/A interface. 
Fortunately, switched-capacitor filter chips exist which make design of 
higher order low-pass filters relatively easy. As mentioned previously, 
twelfth order Butterworth filters were used in the D/A interface to 
eliminate aliasing of the output. A Butterworth design was used 
because of its flat response in the passband. 
As was mentioned, a concern which must also be taken into 
consideration is system throughput. Due to physical limitations of the 
hardware it can be difficult to sample at very high rates. Analog to 
digital and digital to analog devices have fixed acquisition and settling 
times which impose maximum sampling rates on a system. 
Furthermore, if any kind of processing must be done on the sampled 
data, time must exist in a real-time system for the DSP processor to 
perform some sort of computation before being called upon to output a 
new sample. With the 75 KHz sampling rate of this design, a 90 tap FIR 
digital filter could generate a new sample between requests to read or 
write a sample (see Section 5.4 for details). 
The decision to use the serial ports of the TMS320C30 as a means 
to communicate with the AID and D/A interface was a matter of 
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practicality. Both the A/D and D/A converters had serial port interfaces 
and this essentially dictated the method by which the TMS320C30 
would communicate with these devices. By assigning one serial port to 
the A/D interface and one port to the D/A interface potential conflicts of 
trying to read and write to a serial port at the same time were 
eliminated. Interrupts generated by the serial port connected to the 
A/D interface are used to indicate to the processor that it is time to read 
in a new sample and output a processed sample to the D/A interface. 
Since new samples are being generated by the A D  interface at a 
periodic rate, the interrupt generated when the serial port receive 
register becomes full is an ideal time to process both incoming and 
outgoing samples. This characteristic of the serial ports removed the 
need to use timers to generate interrupts needed to process the data 
samples. 
Besides these obvious design decisions a number of smaller 
decisions where made in the course of the design process. Where 
external discrete logic was needed generally fast TTL logic or PALs were 
used to implement these functions. Fast PALs were particularly 
effective in address decoding and state machine generation. Since this 
system is a real-time system, the speed of many of these components 
was critical. Obviously many more decisions had to be made in the 
course of the DSP Microprocessor Design, however, the remaining 
decisions were of only minor importance when compared to the ones 
described previously. 
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3.0 DESIGN NARRATIVE 
This section will provide a reasonably detailed description of how 
our DSP microprocessor design operates. The operation of each 
functional block of the hardware will be covered in some depth. 
3.1 CPU INTERFACE 
In figure 2 the connections made to the TMS320C30 DSP 
microprocessor can be seen. The primary bus of the processor is 
connected to the SRAMIEPROM interface circuitry. The RDY* signal is 
tied low to indicate that access to the memory components can be done 
with no wait states. The HOLD* signal is used to indicate to the 
microprocessor that it should relinquish control of the memory bus so 
that DMA devices may have access to the bus. Since this design does 
not have any external DMA devices connected to it the line is tied high. 
The interrupt lines on the TMS320C30 are pulled high to inhibit 
external interrupts. As the DSP design currently stands, there are no 
external devices which would generate an interrupt to the processor. A 
simple interrupt circuit could be designed if the need arose in the 
future for this feature. 
The MCJMP* input signal is tied low to indicate that the 
TMS320C30 is operating in microprocessor mode. In microprocessor 
mode the on board ROM in the DSP chip is disabled and the memory 
map of the processor changes to reflect this fact. A complete memory 
map and discussion of the mapping can be found in Section 3.6. The 
X2JCLKIN input is connected to a 33.33 MHz external oscillator and this 
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provides the system clock. The processor actually divides this 
frequency in half so that the actual instruction cycle time of the 
processor is 60 nanoseconds. 
The timer signals, TCLKO and TCLKl, of the TMS320C30 are used 
as inputs. The oscillator used to control the sample rate of the A D  
converter is fed into TCLKO input and is used by timer 0 to count 
external pulses. Likewise, the oscillator used to control the transmission 
rate of information over the serial port between the processor and the 
D/A interface is connected to TCLKl. These timer signals were provided 
for potential use by the programmer of the TMS320C30. 
Serial port 0 on the TMS320C30 is used to communicate with the 
A D  interface. This port operates at a rate of 2.4 MHz and receives a 
new data sample every 6.67 microseconds. After receiving a new 16- 
bit quantity over the serial port a receive interrupt is generated which 
tells the processor to read the new sample. An external oscillator in the 
A D  interface logic sets the serial port clock rate (input CLKRO). The 
second serial port, port 1, is connected to the D/A interface circuitry. 
This port runs at a rate of 5.88 MHz and it too is provided with external 
clocking by the connection of input CLKXl to an external oscillator. The 
D/A interface clock runs faster than the A/D interface clock due to the 
more complex operations that all need to take place in the D/A interface 
circuitry before the next sample is output. 
The remaining pins on the TMS320C30, EMU(4-0) and RSV(10-0) 
are reserved inputs which must be tied high with external pull-ups to 
+5v. 
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3.2 AID INTERFACE 
As can be seen in figure 3 the AID interface did not require much 
glue logic to implement. Each 20 KHz input channel was given a 
Motorola DSP56ADC 16 sigma-delta AID converter to sample its input 
signal. The sigma-delta converters on the input do not require sample 
and hold devices nor do they require anti-aliasing filters. Furthermore, 
since the sigma-delta converters are continually sampling the input 
signal, a "start conversion" signal does not need to be generated for each 
ADC. 
The input signals pass through decoupling capacitors to eliminate 
the DC components of the signals. The signals then enter a resistive 
network which ensures that the signals are correctly biased across the 
Vin(+) and Vin(-) inputs of the ADCs. The rate at which the input 
signals are effectively sampled is controlled by an external 9.6 MHz 
oscillator. The effective sampling rate of the sigma-delta converters is 
9.6 MHz / 128 = 75 KHz. This frequency was chosen because it 
provided a large frequency range in which to remove frequency images 
in the D/A portion of the design. Furthermore, by sampling at 75 KHz 
roughly 11 1 single cycle instructions can be executed by the 
TMS320C30 between interrupts from the serial port. 
Since there is only one serial port dedicated to the A/D interface 
hardware and there are two sigma-delta converters, a method had to be 
developed to transmit samples from both converters to the TMS320C30. 
The solution employed a simple 8-bit binary counter (74ALS867) to 
multiplex the two converters on the serial port. The final arrangement 
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works as follows. The ADCLKIN signal from the external 9.6 MHz 
oscillator is used to clock both the sigma-delta converters and the 8-bit 
counter. The ADCLKIN signal is used internally by the DSP56ADC16 to 
generate the 9.6 MHz1128 = 75 KHz sample rate and the 9.6 MHz14 = 
2.4 MHz serial clock output (SCO) signal used for clocking the serial port. 
Another important input signal on the DSP56ADC16 is the frame sync 
input (FSI) which is used to start or reset the serial data output and 
synchronize internal circuits. Basically the signal allows external control 
of the phasing of the AID conversion process. This input signal must be 
pulsed from low to high every 32 SCO clock periods (or 13.33 
microseconds) for correct synchronization. Referring again to figure 3 it 
can be seen that the counter generates a low to high pulse every 128 
ADCLKIN clock cycles as required and that the complemented and 
uncomplemented form of this signal is sent to opposite DSP56ADC16 
converters. It takes 16 SCO clock periods = 6.67 microseconds to send 
16 bits of data over the serial port. This is exactly half the amount of 
time the DSP56ADC16 requires before its FSI input is pulsed low to 
high. Since the FSI input of the two DSP56ADC16s are complements of 
each other, one converter sees a low to high transition on the FSI input 
13.33 microseconds after the other device sees a transition. Essentially, 
as one DSP56ADC16 begins generating a sixteen bit sample the other 
DSP56ADC16 is sending sixteen bits of data over the serial port to the 
TMS320C30. This process effectively multiplexes the AID serial port. 
Refer to figure 4 to see a timing diagram of a sample data transfer. The 
diagram shows two consecutive data transfers. 
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3.3 MEMORY INTERFACE 
The memory interface is really quite simple since only zero-wait- 
state memory was required and the TMS320C30 provides a STRB* 
signal to indicate when the address is valid. The final design is shown 
in figure 5 with four timing diagrams showing various read and write 
combinations from RAM and EPROM in figures 6 - 9. The memories that 
used have 20 nanosecond access times to accommodate the zero wait 
state requirement. 
Two features of the TMS320C30 which made it very easy to 
interface the memory were the STRB* signal and programmable bank 
switching. Figures 6 and 7 together show how there is always a bus 
cycle before and after a write cycle where STRB* is high to insure that 
the address is valid before the memory chip is enabled. The 
programmable bank switching feature adds an extra bus cycle between 
consecutive reads of memory if the data comes from two different 
banks. This is necessary to avoid contention for the bus when the 
slower EPROM needs to be turned off before the RAM or second bank of 
EPROM begins driving the bus. During initialization of the processor, the 
BCMP bits of the global control register should be set to (01011), to set 
the bank size to 8K words. Figure 9 shows a timing example of a bank 
switch between EPROM and RAM. 
3.4 DIA INTERFACE 
The circuit devised for the D/A interface can be seen in figure 10. 
In this design one D/A converter is used to convert all the digital 
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samples from both channels to analog signals. Because only one D/A 
converter is used extra circuitry is used to multiplex data from both 
channels arriving over the serial port. 
As mentioned previously in Section 2.0, an Analog Devices 
AD1856 16-bit audio PCM D/A converter is used in this design. This 
part has a built in serial port which makes it well suited for use with 
serial port 1 of the TMS320C30. In order to make it "talkv' correctly 
with the DSP chip and handle the two channels of data arriving over the 
serial port, a state machine had to be developed to control various 
functions in the D/A interface. The serial port is clocked with an 
external 5.88 MHz oscillator generating a 170 nanosecond DACLK clock 
period. This frequency was chosen to provide enough speed to process 
both channels in the necessary amount of time. 
In order to correctly transfer a 16-bit sample from the 
TMS320C30 to the AD1856 and correctly process both channels of data, 
a state machine had to be developed. The equations for this state 
machine can be seen in the PAL design section (Section 5.2) while the 
state transition diagram appears in figure 11. The AD1856 accepts data 
in a bit stream composed of 16-bit words with a serial, MSB first 
format. In order to achieve proper operation with the DSP's serial port, 
three signals must be present: the SDO (serial data output), LATCH, and 
DACLK signals. Input data bits are clocked into the input register of the 
DAC on the rising edge of the ADCLK signal. The LSB is clocked in on the 
16th clock pulse. When all data bits are loaded, a high to low going 
LATCH edge updates the DAC output. The serial port on the TMS320C30 
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does not directly generate a LATCH signal which could be used by the 
DAC. As a consequence, the state machine had to be designed to 
generate this signal. The channel data is transmitted to the DAC 
according to the convention of left channel data first followed by the 
right channel data. Sample and hold devices are used to effectively 
demultiplex the output of the DAC into left and right channels while 
maintaining the correct phase relationship between the two channels. 
The operation of the state machine works as follows. Initially, 
while the frame synchronization pulse for the transmit section of the 
DSP processor's serial port is low, the state machine sits idle in state 
zero. While in this state, an 8-bit binary counter which is used to count 
the number of data bits transmitted over the serial port, is reset by the 
RST* signal. The D/A interface serial port should be programmed so 
that data is transmitted on the falling edge of the serial port clock, 
DACLK. Once the FSX signal is asserted, the LATCH signal (which was 
previously low) transitions to high. Since the state machine is clocked 
by DACLK* (or the falling edge of DACLK) it sees FSX asserted and in the 
following DACLK* cycle, transitions to state one. Here the LATCH signal 
returns low indicating to the DAC that a serial transmission is beginning, 
and the counter starts. As seen by the timing in figure 12, when the 
counter reaches 15 the last bit of data is being transmitted and the 
LATCH signal is again driven high. When the counter is at 16 the 
LATCH signal returns low to signal the end of the serial transmission to 
the DAC. The counter proceeds to count = 25 before strobing the left 
channel sample and hold. This allows time for the DAC output to settle. 
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When the DAC state machine detects the value 25 at the counter output 
it proceeds to state two where the counter is reset and waits for another 
serial transmission. 
States two and three parallel states zero and one except that when 
the sample and hold is strobed it actually strobes two sample and holds. 
One advances the left channel signal to the output filter stage and the 
other strobes in the right channel signal from the DAC. This ensures 
that signals from both channels are output at the same time and 
thereby maintain the correct phase relationship. 
3.5 RESET CIRCUITRY 
The reset circuitry can be seen in figure 2. The circuit is designed 
to provide a RESET* signal on power up or by hitting the reset button. 
At power up the RESET* signal should be applied for at least ten H1 
clock cycles which is 600 nanoseconds for our system. The time the 
RESET* signal is applied is actually longer to allow the oscillator U2 to 
reach a stable operating point before program execution begins. The 
time RESET* is active is determined by the Rl/Cl network. The time for 
the capacitor to charge is determined by the time constant T = Rl*Cl.  
The voltage at the schmitt trigger inverter U3 after power up is given 
When this voltage reaches a threshold of about 1.5 volts, the inverter 
output will transition to a high state. This happens at time 
t l  = -Rl*Cl*ln[l-(1.5/5)]. In our design, R1=100KR, C1=4.7p so 
t l  = 1.67 milliseconds. This should be long enough to insure stable 
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operation once the RESET* signal goes high. A warm reset may be 
initiated through the reset button but since all parts already have 
power, the duration of .the RESET* pulse is not critical. Th.is reset circuit 
was taken from the TMS320C3x User's Guide. 
3.6 MEMORY MAP 
The memory map for this system as seen in figure 13 was 
designed by Texas Instruments except for the RAM and EPROM space. 
Essentially, external memory could have been mapped into two 
different areas of the address space, the highest addresses beginning at 
80A000h or the area we chose in the block from Oh to 7FFFFFh. The 
reason for this is that the external STRB* line is only active in these two 
spaces. Since a number of vectors are expected by the processor to be 
in the lowest 192 addresses, it was decided to put our 64 Kbytes of 
EPROM, organized as two banks of 32 Kbytes each, in the first 16K 
words of the address space. It was then decided for ease of decoding 
that the second half of this area where STRB* is active would be used 
for the 8K bytes of RAM beginning at address 400000h. Since RAM and 
EPROM only provide 18K words of actual memory and the space 
allocated for RAM and EPROM is 8M words long, a number of images of 
RAM and EPROM exist as shown in the memory map. A PAL was used 
to generate the various chip enable signals. Extra memory could easily 
be added in the area where the images exist simply by decoding more 
address lines and changing the PAL program. 
We have chosen to make use of the two serial ports on the 
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TMS320C30. For this reason the addresses of the control registers for 
both serial ports are specifically shown. Also, within the area labeled 
"Peripherals" are the control registers for .the two timers and the DMA 
controller. The last two areas used on the memory. map are the two 
banks of on chip RAM providing an additional 8 Kbytes of' memory. 
3.7 ANTI-IMAGING FILTER DESIGN 
Due to the 16 bit resolution of the A/D and D/A interfaces, the 
anti-image filtering had very stringent requirements. The filter had to 
be able to pass frequencies up to 20 KHz with little attenuation and then 
attenuate all frequencies above 55 KHz by 96 dB. This was 
accomplished with a twelfth order Butterworth filter with a cutoff 
frequency of 21 KHz. The magnitude and phase response of such a filter 
are shown figures 14 and 15. All frequencies above 52750 Hz are 
attenuated at least 96 dB while at 20 KHz the attenuation is only 1.1 dB. 
Since our sampling rate is 75 KHz, the frequency images begin at 55 KHz 
and should all be attenuated by more than 96 dB. 
The anti-imaging filter is realized using two, cascaded, sixth order, 
Butterworth low-pass switched capacitor filter chips. One twelfth order 
filter is connected to the output path of each channel. The LMF60 
switched capacitor filters are made by National Semiconductor 
Corporation and their connections are shown in figure 10. 
3.8 DECOUPLING CAPACITORS AND POWER SUPPLIES 
In an effort to minimize the noise inherent in electrical systems 
decoupling capacitors are used from power to ground on all chips. For 
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the chips with more than one power supply (i.e. the chips involved in 
D/A and AID conversion) all power supply pins are decoupled. A value 
of 0.1 pF seems to be a reasonable value for the decoupling capacitors 
according to available literature. 
The AID converters require a single 5V power supply allowing 
digitization of signals from -2.5V to +2.5V. All the components on the 
output side of the design (i.e. the D/A converters, switched capacitor 
filters etc ...) require positive and negative voltage supplies. Since +5V 
was already available elsewhere in the design, it was decided to use 
f 5V  as supply voltages for these devices. 
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4.0 SUMMARY 
As was the case in the RISC microprocessor design, the DSP 
Microprocessor System Design was another excellent learning 
opportunity. Much of the knowledge gained by both members of the 
design team built upon what was learned from the previous design 
project. The problems encountered in this project differed a good deal 
from the difficulties present in the RISC project. In the DSP design the 
memory interface requirements were essentially trivial. Since the 
design could not tolerate wait-states, components were chosen with 
minimal access times. As a result fast static RAM and EPROM became 
the only viable options. By using static RAM the need for complex 
refresh circuitry was eliminated. The glue logic necessary for the 
memory interface amounted to some discrete logic with a PAL to do the 
address decoding - a far cry from the complexities of the RISC memory 
design. The memory design was further eased by the programmable 
bank switching option of the TMS320C30. This feature allows the 
processor to switch between external memory banks without externally 
inserting wait state due to memories that require extra time to turn off. 
This option was found to ease the constraints in our memory interface 
design. 
The really difficult part of the DSP system design was choosing the 
correct A/D and D/A arrangement and making good choices concerning 
the sampling rate and filter design. Issues of system throughput were 
important when considering the type of digital filtering which might be 
done by the DSP processor. If the processor was continually interrupted 
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to fetch new data, little time would be left to implement any kind of 
signal processing algorithm. In our design Motorola's DSP56ADC16 
sigma-delta AID converter was used to sample the input signal. This 
chip was a perfect solution to our input sampling difficulties. It 
eliminated the need for sample and hold devices and anti-aliasing 
filters on the input to the processor. 
On the output side of the circuit, however, we were not as lucky. 
A conventional D/A converter was used to convert the digital signal to 
an analog signal. Because it did not use sigma-delta technology, anti- 
imaging filters were necessary. As a result a twelfth order low-pass 
Butterworth filter had to be designed to attenuate the signal images. 
Furthermore, the sample rate had to be increased to provide enough 
guard band for the filter to drop the necessary 96 dB before the first 
image. The increased sampling rate reduced the number of taps we 
could implement in our digital FIR filter algorithm. If a redesign were 
undertaken a definite option would be to investigate oversampling 
filters to reduce the anti-imaging filter constraints. Another option 
would be to use the monolithic sigma-delta AID - D/A converter 
combination currently under development at Motorola. Not only would 
such a device lessen our constraints, the improved performance, 
reliability, and reduced cost would far outweigh conventional designs 
for audio applications. 
If this processor were to be produced in large quantities the 
option of on board ROM instead of external EPROM would probably be a 
good choice. The external EPROM is not a generic part because of the 20 
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nanosecond access time. Also, internal ROM would lead to a solution 
with a lower chip count, thus increasing reliability. 
One valuable piece of information learned from this project is the 
existence of switched capacitor filters. This allows simple 
implementation of high order filters with fewer components and greater 
reliability. If more signal processing capability were needed in the 
processor, one possibility would be to decrease the sampling rate 
leaving more time for signal processing; however, this would require a 
higher order filter which could be provided by cascaded, switched 
capacitor filters. 
In retrospect, the DSP Microprocessor Design Project was another 
great learning experience. The DSP design gave the members of this 
design team some insight into considerations which must be taken into 
account when designing real-time signal processing hardware. Not only 
were skills learned in the first design project refined and exercised, but 
new techniques were added from this project to our bag of design 
tricks. 
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5.0 DESIGN DOCUMENTATION 
5.1 SIGNAL GLOSSARY 















transmission from processor to D/A 
Enable EPROM Bank 0 
Enable EPROM Bank 1 
Filter Clock - clock which 
determines cu t-off frequency of 
switched capacitor filters 
A/D Serial Data Frame 
Synchronization - indicates 
beginning of data transmission 
from A/D to processor 
D/A Serial Data Frame 
Synchronization - indicates 
beginning of data transmission 
from processor to D/A 
16.67 MHz System Clock 
Left Audio In - left channel audio 
input going into the A/D interface 
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D/A Interface Left Analog Out - left channel 
analog signal on the output of the 
anti-imaging filter 
D/A Interface Indicates to D/A that serial data is 
being transmitted and serial data 
transmission has ended - falling 
edge sensitive 
Memory Interface I Output Enable 
AID Interface Right Audio In - right channel 
audio input going into the A D  
interface 
Memory Interface I Enable RAM 










Right Analog Out - right channel 
1 analog signal on the output of the 
anti-imaging filter 
Reset Processor 
Reset Counter - resets counter until 
D/A data transmission begins 
A/D serial data line 
D/A serial data line 
Device Strobe - indicates valid 
memory address is present on 
address lines 
Sample Left Channel - samples 
signal from D/A into left channel 
S/H device 
Sample Right Channel - samples 
signal from D/A into right channel 
S/H device 
Write Enable 
33.33 MHz Input Clock 
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5.2 PAL EQUATIONS 
The following sub-sections contain the PAL equations used to 
generate various signals for the DSP microprocessor design. The 
notation specified below was used in equation generation. 
& = logical AND 
+ = logical OR 
! = logical NOT 
.d = appended to signal names to specify latched output 
15.2.1 PAL 1 I 
/ *  Target Device: PAL16L8 * /  
/ *  Memory Control * /  
/ * *  Inputs * * /  
Pin 1 = A23 
Pin 2 = A22 
Pin 3 = A14 
Pin 4 = ! STRB 
/ * *  Outputs * * /  
Pin 12 = !EPROM1 
Pin 13 = !EPROM0 
Pin 19 = !RAM 
;Address line 23 
;Address line 22 
;Address line 14 
;Device Strobe 
;EPROM bank 1 enable 
;EPROM bank 0 enable 
;RAM enable 
/ * *  Logic Equations * * /  
EPROM0 = !A23 & !A22 & !A14 & STRB ;Oh to lFFFh 
EPROM1 = !A23 & !A22 & A14 & STRB ;2000h to 3FFFh 
RAM = !A23 & A22 & STRB ;400000h to 4007FFh 
-sP 
DSP Microprocessor System Design - Schmott!ach/Fredine Section 5 
5.2.2 PAL 2 I 
/ *  T a r g e t  D e v i c e :  PAL16R8 * /  
/ *  D/A C o n v e r s i o n  C o n t r o l  * /  
/ * *  I n p u t s  **/  
P i n  1 = !DACLK 
P i n  3 = FSX 
P i n  4 = !RESET 
P i n  5 = QE 
P i n  6  = QD 
P i n  7  = QC 
P i n  8 = QB 
P i n  9 = QA 
/ * *  O u t p u t s  ** /  
P i n  1 2  = STRBR 
P i n  13 = STRBL 
P i n  18 = LATCH 
P i n  1 9  = !RST 
P i n  1 7  = SBO 
P i n  1 6  = S B 1  
/ * *  I n t e r m e d i a t e  E q u a t i o n s  ** /  
SO = ! S B 1  & !SBO 
S1  = ! S B 1  & SBO 
S2 = S B 1  & !SBO 
S3 = S B 1  & SBO 
RCNT = QE & QD & QA 
LCNT = QD & QC & QB & QA 
/ * *  L o g i c a l  E q u a t i o n s  * * /  
STRBR = S3 & RCNT 
STRBL = S1  & RCNT 
LATCH = FSX + LCNT 
! RST = S 1  o r  S3 
; C l o c k  d r i v i n g  D/A 
;Ser ia l  F r a m e  S y n c h  
; S y s t e m  R e s e t  
; B i t  4 of c o u n t e r  
; B i t  3 of c o u n t e r  
; B i t  2 of c o u n t e r  
; B i t  1 of c o u n t e r  
; B i t  0 o f  counte r  
; S t r o b e  R i g h t  S /H 
; S t r o b e  L e f t  S / H  
; L a t c h  enable on A/D 
; R e s e t  t h e  counte r  
;S ta te  b i t  0 
;S ta te  b i t  1 
; S t a t e  0 
; S t a t e  1 
;S ta te  2 
;S ta te  3 
; R e s e t  on count = 25  
; L a t c h  on coun t  = 15 
; S t r o b e  r i g h t  wh i l e  
; a t  e n d  o f  s t a t e  3 
;Strobe l e f t  whi l e  
; a t  end o f  s t a t e  1 
; C o u n t  i n  s t a t e s  1 
;and  3 
SBO . d = SO & FSX & !RESET + S2 & FSX & !RESET 
S B l  .d  = S1 & RCNT & !RESET + S 2  & FSX & !RESET 
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5.3 SYSTEM PARTS LIST 
Designator _Descrlptlon 
C1 4.7pF Ceramic Capacitor 
C ( 2 - 6 )  1 OOpF Ceramic Capacitor 
C f 7 - 3 8 )  O.1pF Ceramic Capacitor (Decoupling) 
R ( 1 - 2 )  4.7KQ Resistor (114 W) 
k.3 100KQ Resistor (114 W) 
R ( 4 - 6 )  4.7KQ Resistor (114 W) 
R ( 7 - 1 0 )  1KQ Resistor (114 W) 
R ( 1 1 - 1 2 )  2.2KR Resistor (114 W) 
U 1 TMS320C30 DSP microprocessor 
U2 C0441 CMOS 33.33 MHz Clock 
U3 74F14 Hex Schmitt Trigger Inverter 
U4 TIBPAL16L8-7C 16L8 type 7ns PAL 
U ( 5 - 8 )  CY6116A 2Kx8 RAM 20ns 
U ( 9 - 1 6 )  CY7C261 8Kx8 EPROM 20ns 
U17 74F04 Hex Inverter 
U18 C0441 CMOS 9.6 MHz Clock 
U ( 1 9 - 2 0 )  DSP56ADC16 sigma-delta N D  converter 
U21 74ALS867 8-bit counter with reset 
U22 C0441 CMOS 5.88 MHz Clock 
U23 TIBPAL16R4-7M 16R4 type 7ns PAL 
U24 74ALS867 8-bit counter with reset 
U25 AD1 856 DIA converter 
U ( 2 6 - 2 8 )  SHC5320 Sample and Hold Amplifier 
U ( 2 9 -3 2 )  LMF6O 6th Order Switched Capacitor Filter 
U (33 )  C0441 CMOS 1.05 MHz Clock 
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5.4 CODE FOR TYPICAL FIR FILTER 
* 
* TITLE: FIR FILTER 
* 
* SUBROUTINE: FIR 
* 
* EQN: y (n) = h (0) *x (n) + h (1) *x (n-1) + . . . + h (N-1) *x (n- (N-1) ) 
* 
* TYPICAL CALLING SEQUENCE : 
* 
*. LOAD ARO 
* LOAD AR1 
* LOAD RC 
* LOAD BK 
* CALL FIR 
* 
* 
* ARGUMENT ASSIGNMENTS: 
* 
ARGUEMENT I FUNCTION 
-------------------------------------------------.----------- 
ARO I ADDRESS OF h (N-1) 
AR1 I ADDRESS OF x (N-1) 
RC I LENGTH OF FILTER - 2 (N-2) 
BK I LENGTH OF FILTER (N) 
REGISTER USED AS INPUT: ARO, AR1, RC, BK 
REGISTERS MODIFIED: RO, R2, ARO, AR1, RC 
REGISTER CONTAINING RESULT: RO 






FIR MPYF3 *ARO++ (I), *ARl++ (1) %, RO 
* ; h (N-1) *x (n- (N.-1)  -> RO 
LDF 0.0,R2 
* 
* FILTER (1 <= i < N) 
* 
RPTS RC ;Setup the repeat cycle. 
; h (N-1-i) *x (n- (N-1-i) ) ->RO 
MPYF3 *ARO++ (I), *=I++ (1) %, RO 
ADDF3 RO,R2,R2 ;Multiply & add operation 
ADDF RO, R2, RO ;Add last product 
m s p  
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* 




* e n d  
* 
Code Source: TMS320C3x  U s e r ' s  G u i d e ,  p .  11-54 
Assuming the TMS320C30 is interrupted every 6.67 microseconds 
to read and then send out a new data sample, roughly 11 1 single cycle 
instructions can be executed. Given this processing window and 
estimating the interrupt latency to be no more than eleven cycles, our 
system should be able to implement a 90 tap FIR filter per channel 
using the code listed above. 
Calculations; 
t ime  be tween  in t e r rup t s  - 6.67 p s e c  - 
6 0  n s e c  
= 1 1 1.2 = 1 1 1 instructions 
c lock cycle  t ime 
111 - 11 = 100 (accounting for interrupt latency) 
FIR cycle time = 11 + (N-1) = 100 
N = 90 taps 
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5.5 CURRENT CONSUMPTION & REAL ESTATE ESTIMATE 
Quantity Description Current (mA) -(cm2) 
1 TMS320C30 DSP microprocessor 600.0 14.14 
1 C0441 CMOS 33.33 MHz Clock 10.0 2.58 
1 C0441 CMOS 1.05 MHz Clock 10.0 2.58 
1 74F14 Hex Schmitt Trigger Inverter 25.0 1.29 
1 TIBPAL 16L8-7M 180.0 2.50 
4 CY6116A 2Kx8 RAM 20ns 400.0 18.24 
8 CY7C261 8Kx8 EPROM 20ns 1120.0 36.48 
1 74F04 Hex Inverter 15.3 1.29 
1 C0441 CMOS 9.6 MHz Clock 10.0 2.58 
2 DSP56ADC16 sigma-delta AID converter 800.0 13.77 
2 74ALS867 8-bit counter with reset 57.0 5.28 
1 C0441 CMOS 5.88 MHz Clock 10.0 2.58 
1 TIBPAL16R4-7C 16R4 type 7ns PAL 180.0 2.50 
1 AD1 856 DIA converter 35.0 1.76 
3 SHC5320 Sample and Hold Amplifier 39.0 4.42 
4 LMF60 Sixth Order Switched Capacitor Filter 34.0 6.36 
TOTALS: 3525.3 mA 118.35 cm2 
Worst case current consumption = 3525.3 mA 
As calculated, the board real estate is a very conservative 
estimate of the area required by the DSP microprocessor design. A 
better estimate would be to increase the board area by roughly 15% to 
include additional space required by wiring, decoupling capacitors, and 
imperfect circuit layout. Therefore, a more realistic board real estate 
estimate would be 1.15 * 118.35 cm2 = 136.10 cm2. 
-SP 
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5.6 DSP MICROPROCESSOR DESIGN REFERENCES 
Texas Instruments: TMS320C3x User's Guide, 1990 
Motorola Semiconductor Technical Data: DSP56ADC16 16-Bit Sigma- 
Delta Analog-to-Digital Converter, Order Number: DSP56ADC16fD 
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6.0 SIGNAL INDEX 
A(24-0) 237 













FSX 229, 237 










RDY * 223 
RESET* 230, 231, 238 




SDO 228, 238 














From Reset Circuitry RESET* 
D(3 1-01 













TCLKO p~ TCLK l DACLK 
CLKRO 
ADCLK 




Serial Port 1 
DX 1 D/A 
Interface 
FSX 1 





RSV( 10-0)  
RESET 
1 2 3 4 I 
RESET* 
C1 I 
*Data pins are: K(2-12),B(4-12),C(4-7,9-11),D(5-7,9,10) 
** Address pins are: F15,G(12-15),H(14,15),J(12-15),K(13-15),L(12-15),M(13,14),N(14,15) 
7 Pins RSV(l0-0) are: J(3,4),K(l-4),L(l-3),M(1-3) 
Figure 2. TMS320 connections and reset circuitry 
Figure 3. AID Interface 

Figure 5. Memory Interface 
25 1 
tcycle - 6011s 6 
H1 / \ / I 1 / / \ I \ 1 
STRB* -\ I I /- I 
I I 
WE* I I  




Dx -m Dat'al )-e/lX Dat'a2 
*tsur I+ 4 tsur )t 
tsur = data set  up to end  of read = 19 ns  min 
t suw = data se t  up to end  of write  = 40 n s  min 
Figure 6. Read-Read-Write of RAM 
4 tcycle - 6011s C- 
H1 \ \ I \ / \ / \ 
WE* * I I 
OE* I \ I I 
I I 
Ax p//////A Write  1 Read2  Read3  W////l 
- I I 
R A M *  -\ 
fi I I 
tsur = data set  up to end  of read = 19 n s  min 
tsuw = data se t  up to  end  of write = 40 n s  rnin 
Figure 7. Write-Read-Read of RAM 
tcycle - 60ns * 
/ I I \ 
STRB* \ I I / 
I I 
WE* I I 
I I 
EPROMi* I I 
I 1 
tsur = data setup to end of read = 19 ns min 
Figure 8. Read-Read of EPROM. 
tcycle - 6Ons P- 
STRB* \ 1 / 
I I 





Ax v///// /$ R e a d  1 b~ R e a d  2 
I I 
EPROMi* I I 
R A M *  I / 
tsur = data setup to end of read = 19 ns min 
Figure 9. Read of EPROM followed by read of RAM 
Shows bank switching 
Figure 10. DIA Interface 
AGND 




Process Right Channel Data 
FSX 
RCNT 
Process Left Channel Data - - - - - - - - - - - - - - - - - - -  
G 
0 











I n t e r r u p t  L o c a t i o n s  
and R e s e r v e d  ( 1  92) 





( 8 K  Words )  
Sel- ial  S e r i a l  
P o r t  0 P o r t  1 EPROM 
Bank 1 
( 8 K  W o r d s )  S e r i a l - P o r t  G loba l  C o n t r o l  
FSX/DX/CLKX P o r t  C o n t r o l  
I I m a g e s  o f  EPROM I 
FSR/DR/CLKR P o r t  C o n t r o l  RAM ( 2 K  Words )  
I m a g e s  o f  RAM 
Unused o r  R e s e r v e d  
P e r i p h e r a l s  
I R/x ~ i m i r  c o n t r o l  I 
\ 
I R/X T i m e r  C o u n t e r  I 
I R/X T i m e r  P e r i o d  I 
I Reserved  I 
I D a t a  T r a n s m i t  I 
Lizz-i\ 
1 ( 1  K W o r d s )  1 \ 1 Reserved  I 
Reserved  
I B l o c k  0 I \ 
\ I  D a t a  Rece ive  
Reserved  
I n t e r n a l  RAM I B l o c k  1 Reserved  
( 1 K Words )  1-1 
I Unused I \ I 




Figure 15: 12th Order Low-Pass Butterworth Phase Response 
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